

SYSMAC CP Series

CP1E-E□□D□-□

CP1E-N□□D□-□

CP1E-NA□□D□-□

CP2E-E□□D□-□

CP2E-S□□D□-□

CP2E-N□□D□-□

CP1E/CP2E CPU Unit

INSTRUCTIONS REFERENCE MANUAL

OMRON

NOTE

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form, or by any means, mechanical, electronic, photocopying, recording, or otherwise, without the prior written permission of OMRON.

No patent liability is assumed with respect to the use of the information contained herein. Moreover, because OMRON is constantly striving to improve its high-quality products, the information contained in this manual is subject to change without notice. Every precaution has been taken in the preparation of this manual. Nevertheless, OMRON assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained in this publication.

Trademarks

- Microsoft, Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and other countries.

Other company names and product names in this document are the trademarks or registered trademarks of their respective companies.

Copyrights

Microsoft product screen shots reprinted with permission from Microsoft Corporation.

SYSMAC CP Series

CP1E-E□□D□-□

CP1E-N□□D□-□

CP1E-NA□□D□-□

CP2E-E□□D□-□

CP2E-S□□D□-□

CP2E-N□□D□-□

CP1E/CP2E CPU Unit

Instructions Reference Manual

Revised August 2023

Introduction

Thank you for purchasing a SYSMAC CP-series CP1E/CP2E Programmable Controller.

This manual contains information required to use the CP1E/CP2E. Read this manual completely and be sure you understand the contents before attempting to use the CP1E/CP2E.

Intended Audience

This manual is intended for the following personnel, who must also have knowledge of electrical systems (an electrical engineer or the equivalent).

- Personnel in charge of installing FA systems
- Personnel in charge of designing FA systems
- Personnel in charge of managing FA systems and facilities

Applicable Products

● CP-series CPU Units

CP1E CPU Units

- Basic Models CP1E-E□□(S)D□-□
A basic model of CPU Unit that supports basic control applications using instructions such as basic, movement, arithmetic, and comparison instructions.
- Application Models CP1E-N/NA□□(S□)D□-□
An application model of CPU Unit that supports connections to Programmable Terminals, inverters, and servo drives.

CP2E CPU Units


- Essential Model CP2E-E□□D□-□
A model of CPU Unit that supports connections to Programmable Terminals and basic control applications using instructions such as basic, movement, arithmetic, and comparison instructions.
- Standard Model CP2E-S□□D□-□
A model of CPU Unit that supports connections to inverters and servo drives.
- Network Model CP2E-N□□D□-□
A model of CPU Unit that supports Ethernet connection and enhanced positioning functions such as 4-axis linear interpolation and pulse.

The CP Series is centered around the CP1H, CP1L, CP1E and CP2E CPU Units and is designed with the same basic architecture as the CS and CJ Series.

Always use CP-series Expansion Units and CP-series Expansion I/O Units when expanding I/O capacity.

CP1E/CP2E CPU Unit Manuals

Information on the CP1E/CP2E CPU Units is provided in the following manuals.
Refer to the appropriate manual for the information that is required.



Manual Configuration

The CP1E/CP2E CPU manuals are organized in the sections listed in the following tables. Refer to the appropriate section in the manuals as required.

CP1E/CP2E CPU Unit Instructions Reference Manual (Cat. No. W483) (This Manual)

Section	Contents
Section 1 Summary of Instructions	This section provides a summary of instructions used with a CP1E/CP2E CPU Unit.
Section 2 Instruction	This section describes the functions, operands and sample programs of the instructions that are supported by a CP1E/CP2E CPU Unit.
Section 3 Instruction Execution Times and Number of Steps	This section provides the execution times for all instructions used with a CP1E/CP2E CPU Unit.
Section 4 Monitoring and Computing the Cycle Time	This section describes how to monitor and calculate the cycle time of a CP1E/CP2E CPU Unit that can be used in the programs.
Appendices	The appendices provide a list of instructions by Mnemonic and ASCII code table for the CP1E/CP2E CPU Unit.

CP1E CPU Unit Software User's Manual (Cat. No. W480)

Section	Contents
Section 1 Overview	This section gives an overview of the CP1E, describes its application procedures.
Section 2 CPU Unit Memory	This section describes the types of internal memory in a CP1E CPU Unit and the data that is stored.
Section 3 CPU Unit Operation	This section describes the operation of a CP1E CPU Unit.
Section 4 Programming Concepts	This section provides basic information on designing ladder programs for a CP1E CPU Unit.
Section 5 I/O Memory	This section describes the types of I/O memory areas in a CP1E CPU Unit and the details.
Section 6 I/O Allocation	This section describes I/O allocation used to exchange data between the CP1E CPU Unit and other units.
Section 7 PLC Setup	This section describes the PLC Setup, which are used to perform basic settings for a CP1E CPU Unit.
Section 8 Overview and Allocation of Built-in Functions	This section lists the built-in functions and describes the overall application flow and the allocation of the functions.
Section 9 Quick-response Inputs	This section describes the quick-response inputs that can be used to read signals that are shorter than the cycle time.
Section 10 Interrupts	This section describes the interrupts that can be used with CP1E PLCs, including input interrupts and scheduled interrupts.
Section 11 High-speed Counters	This section describes the high-speed counter inputs, high-speed counter interrupts, and the frequency measurement function.
Section 12 Pulse Outputs	This section describes positioning functions such as trapezoidal control, jogging, and origin searches.
Section 13 PWM Outputs	This section describes the variable-duty-factor pulse (PWM) outputs.
Section 14 Serial Communications	This section describes communications with Programmable Terminals (PTs) without using communications programming, no-protocol communications with general components, and connections with a Modbus-RTU Easy Master, Serial PLC Link, and host computer.

Section	Contents
Section 15 Analog I/O Function	This section describes the built-in analog function for NA-type CPU Units.
Section 16 Built-in Functions	This section describes PID temperature control, clock functions, DM backup functions, security functions.
Section 17 Ethernet Option Board	This section gives an overview of the Ethernet Option Board, describes its setting methods, I/O memory allocations, troubleshooting, how to connect the CX-Programmer, and how to install an Ethernet network.
Section 18 Operating the Programming Device	This section describes basic functions of the CX-Programmer, such as using the CX-Programmer to write ladder programs to control the CP1E CPU Unit, to transfer the programs to the CP1E CPU Unit, and to debug the programs.
Appendices	The appendices provide lists of programming instructions, the Auxiliary Area, cycle time response performance, PLC performance at power interruptions.

CP1E CPU Unit Hardware User's Manual (Cat. No. W479)

Section	Contents
Section 1 Overview and Specifications	This section gives an overview of the CP1E, describes its features, and provides its specifications.
Section 2 Basic System Configuration and Devices	This section describes the basic system configuration and unit models of the CP1E.
Section 3 Part Names and Functions	This section describes the part names and functions of the CPU Unit, Expansion I/O Units, and Expansion Units in a CP1E PLC .
Section 4 Programming Device	This section describes the features of the CX-Programmer used for programming and debugging PLCs, as well as how to connect the PLC with the Programming Device by USB.
Section 5 Installation and Wiring	This section describes how to install and wire CP1E Units.
Section 6 Troubleshooting	This section describes how to troubleshoot problems that may occur with a CP1E PLC, including the error indications provided by the CP1E Units.
Section 7 Maintenance and Inspection	This section describes periodic inspections, the service life of the Battery, and how to replace the Battery.
Section 8 Using Expansion Units and Expansion I/O Units	This section describes application methods for Expansion Units.
Appendices	The appendices provide information on dimensions, wiring diagrams, and wiring serial communications for the CP1E.

CP2E CPU Unit Software User's Manual (Cat. No. W614)

Section	Contents
Section 1 Overview	This section gives an overview of the CP2E, describes its application procedures.
Section 2 CPU Unit Memory	This section describes the types of internal memory in a CP2E CPU Unit and the data that is stored.
Section 3 CPU Unit Operation	This section describes the operation of a CP2E CPU Unit.
Section 4 Programming Concepts	This section provides basic information on designing ladder programs for a CP2E CPU Unit.
Section 5 I/O Memory	This section describes the types of I/O memory areas in a CP2E CPU Unit and the details.
Section 6 I/O Allocation	This section describes I/O allocation used to exchange data between the CP2E CPU Unit and other units.
Section 7 PLC Setup	This section describes the PLC Setup, which are used to perform basic settings for a CP2E CPU Unit.
Section 8 Overview and Allocation of Built-in Functions	This section lists the built-in functions and describes the overall application flow and the allocation of the functions.
Section 9 Quick-response Inputs	This section describes the quick-response inputs that can be used to read signals that are shorter than the cycle time.
Section 10 Interrupts	This section describes the interrupts that can be used with CP2E PLCs, including input interrupts and scheduled interrupts.
Section 11 High-speed Counters	This section describes the high-speed counter inputs, high-speed counter interrupts, and the frequency measurement function.
Section 12 Pulse Outputs	This section describes positioning functions such as trapezoidal control, jogging, and origin searches.
Section 13 PWM Outputs	This section describes the variable-duty-factor pulse (PWM) outputs.
Section 14 Serial Communications	This section describes communications with Programmable Terminals (PTs) without using communications programming, no-protocol communications with general components, and connections with a Modbus-RTU Easy Master, Serial PLC Link, host computer and Modbus-RTU Slave.
Section 15 Built-in Ethernet	This section gives an outline of the built-in Ethernet function, explains its specification and how to make the settings required for operation.
Section 16 Other Functions	This section describes PID temperature control, clock functions, DM backup functions, security functions.
Section 17 Analog Option Board	This section describes an overview of the Analog Option Board, describes its installation and setting methods, memory allocations, start-up operation, refresh time, troubleshooting and how to use the Analog Option Board.
Section 18 Operating the Programming Device	This section describes basic functions of the CX-Programmer, such as using the CX-Programmer to write ladder programs to control the CP2E CPU Unit, to transfer the programs to the CP2E CPU Unit, and to debug the programs.
Appendices	The appendices provide lists of programming instructions, the Auxiliary Area, cycle time response performance, PLC performance at power interruption, memory map and Ethernet functions.


CP2E CPU Unit Hardware User's Manual (Cat. No. W613)

Section	Contents
Section 1 Overview and Specifications	This section gives an overview of the CP2E, describes its features, and provides its specifications.
Section 2 Basic System Configuration and Devices	This section describes the basic system configuration and unit models of the CP2E.
Section 3 Part Names and Functions	This section describes the part names and functions of the CPU Unit, Expansion I/O Units, and Expansion Units in a CP2E PLC .
Section 4 Programming Device	This section describes the features of the CX-Programmer used for programming and debugging PLCs, as well as how to connect the PLC with the Programming Device by USB, Ethernet and serial port.
Section 5 Installation and Wiring	This section describes how to install and wire CP2E Units.
Section 6 Troubleshooting	This section describes how to troubleshoot problems that may occur with a CP2E PLC, including the error indications provided by the CP2E Units.
Section 7 Maintenance and Inspection	This section describes periodic inspections, the service life of the Battery, and how to replace the Battery.
Section 8 Using Expansion Units and Expansion I/O Units	This section describes application methods for Expansion Units.
Appendices	The appendices provide information on dimensions, wiring diagrams, wiring serial communications, network installation for the CP2E and comparison between CP1E and CP2E.

Manual Structure

Page Structure and Icons





The following page structure and icons are used in this manual.



This illustration is provided only as a sample and may not literally appear in this manual.

Special Information


Special information in this manual is classified as follows:

-  **Precautions for Safe Use**
Precautions on what to do and what not to do to ensure using the product safely.
-  **Precautions for Correct Use**
Precautions on what to do and what not to do to ensure proper operation and performance.
-  **Additional Information**
Additional information to increase understanding or make operation easier.
-  **References**
References to the location of more detailed or related information.

Terminology and Notation

Term	Description
CP1E E-type CPU Unit	<p>A basic model of CP1E CPU Unit that supports basic control applications using instructions such as basic, movement, arithmetic, and comparison instructions.</p> <p>Basic models of CP1E CPU Units are called “CP1E E□□(S)-type CPU Units” in this manual.</p> <p>The models of CP1E E□□(S)-type CPU Units are shown below.</p> <p>CP1E-E□□D□-□ CP1E-E□□SD□-□</p>
CP1E N-type CPU Unit	<p>An application model of CP1E CPU Unit that supports connections to Programmable Terminals, inverters, and servo drives.</p> <p>Application models of CP1E CPU Units are called “CP1E N□□(S)-type CPU Units” in this manual.</p> <p>The models of CP1E N□□(S)-type CPU Units are shown below.</p> <p>CP1E-N□□D□-□ CP1E-N□□SD□-□ CP1E-N□□S1D□-□</p>
CP1E NA-type CPU Unit	<p>An application model of CP1E CPU Unit that supports built-in analog and connections to Programmable Terminals, inverters, and servo drives.</p> <p>Application models of CP1E CPU Units with built-in analog are called “CP1E NA□□-type CPU Units” in this manual.</p> <p>The models of CP1E NA□□-type CPU Units are shown below.</p> <p>CP1E-NA□□D□-□</p>
CP2E E-type CPU Unit	<p>An essential model of CPU Unit that supports connections to Programmable Terminals and basic control applications using instructions such as basic, movement, arithmetic, and comparison instructions.</p> <p>Essential models of CP2E CPU Units are called “CP2E E□□-type CPU Units” in this manual.</p> <p>The models of CP2E E□□-type CPU Units are shown below.</p> <p>CP2E-E□□D□-□</p>
CP2E S-type CPU Unit	<p>A standard model of CPU Unit that supports connections to inverters and servo drives.</p> <p>Standard models of CP2E CPU Units are called “CP2E S□□-type CPU Units” in this manual.</p> <p>The models of CP2E S□□-type CPU Units are shown below.</p> <p>CP2E-S□□D□-□</p>
CP2E N-type CPU Unit	<p>A network model of CPU Unit that supports Ethernet connection and enhanced positioning functions such as 4-axis linear interpolation and pulse.</p> <p>Network models of CP2E CPU Units are called “CP2E N□□-type CPU Units” in this manual.</p> <p>The models of CP2E N□□-type CPU Units are shown below.</p> <p>CP2E-N□□D□-□</p>
CX-One CX-Programmer	<p>A programming device that applies for programming and debugging PLCs.</p> <ul style="list-style-type: none"> Compatible versions for CP1E E20/30/40(S) and N20/30/40(S□) CPU Units are supported by CX-Programmer version 8.2 or higher. E10/14(S), N14/60(S□) and NA20 CPU Units are supported by CX-Programmer version 9.03 or higher. E60S CPU Units are supported by CX-Programmer version 9.42 or higher. Compatible versions for CP2E CP2E CPU Units are supported by CX-One version 4.51 or higher and CX-Programmer version 9.72 or higher.

Sections in this Manual



CONTENTS

Introduction	1
CP1E/CP2E CPU Unit Manuals.....	2
Manual Structure	7
Terms and Conditions Agreement.....	14
Safety Precautions	16
Precautions for Safe Use	19
Regulations and Standards	21
Software Licenses and Copyrights	22
Related Manuals	23
Section 1 Summary of Instructions	1-1
1-1 Summary of Instructions	1-2
Section 2 Instructions	2-1
Notation and Layout of Instruction Descriptions	2-2
Sequence Input Instructions	2-5
LD/LD NOT	2-7
AND/AND NOT	2-9
OR/OR NOT	2-11
AND LD/OR LD	2-13
NOT	2-16
UP/DOWN	2-17
LD TST/LD TSTN	2-18
AND TST/AND TSTN	2-20
OR TST/OR TSTN	2-22
Sequence Output Instructions	2-24
OUT/OUT NOT	2-24
TR	2-26
KEEP	2-27
DIFU	2-31
DIFD	2-33
SET/RSET	2-35
SETA/RSTA	2-37
SETB/RSTB	2-39
Sequence Control Instructions.....	2-41
END	2-44
NOP	2-45
IL/ILC	2-46
MILH/MILR/MILC	2-50
JMP/CJP/JME	2-59
FOR/NEXT	2-62
BREAK	2-65

Timer and Counter Instructions	2-66
TIM/TIMX	2-72
TIMH/TIMHX	2-75
TMHH/TMHHX	2-78
TTIM/TTIMX	2-80
TIML/TIMLX	2-83
CNT/CNTX	2-86
CNTR/CNTRX	2-89
CNR/CNRX	2-92
Comparison Instructions	2-94
=, <>, <, <=, >, >=	2-94
=DT, <>DT, <DT, <=DT, >DT, >=DT	2-97
CMP/CMPL	2-101
CPS/CPSL	2-104
TCMP	2-107
BCMP	2-109
ZCP/ZCPL	2-111
Data Movement Instructions.....	2-114
MOV/MOVL/MVN	2-114
MOVB	2-117
MOVD	2-119
XFRB	2-121
XFER	2-123
BSET	2-125
XCHG	2-127
DIST	2-129
COLL	2-131
MOVR/MOVRW	2-133
Data Shift Instructions	2-136
SFT	2-136
SFTR	2-138
WSFT	2-140
ASL/ASLL	2-142
ASR/ASRL	2-144
ROL/ROLL	2-146
ROR/RORL	2-148
SLD/SRD	2-150
NASL/NSLL	2-152
NASR/NSRL	2-155
Increment/Decrement Instructions	2-158
++/++L	2-158
--/--L	2-161
++B/++BL	2-164
--B/--BL	2-167
Symbol Math Instructions.....	2-169
+/+L	2-169
+C/+CL	2-171
+B/+BL	2-173
+BC/+BCL	2-175
-/-L	2-177
-C/-CL	2-181
-B/-BL	2-183
-BC/-BCL	2-186
*/*L	2-188
*U/*UL	2-190
*B/*BL	2-192
/, /L	2-194
/U, /UL	2-196
/B, /BL	2-198

Conversion Instructions	2-200
BIN/BINL	2-200
BCD/BCDL	2-202
NEG	2-204
MLPX	2-206
DMPX	2-211
ASC	2-216
HEX	2-220
Logic Instructions	2-225
ANDW/ANDL	2-225
ORW/ORWL	2-227
XORW/XORL	2-229
COM/COML	2-231
Special Math Instructions	2-233
APR	2-233
BCNT	2-242
Floating-point Math Instructions	2-244
FIX/FIXL	2-248
FLT/FTL	2-250
+F, -F, *F, /F	2-252
=F, <>F, <F, <=F, >F, >=F	2-256
FSTR	2-259
FVAL	2-264
Table Data Processing Instructions	2-268
SWAP	2-268
MAX/MIN	2-270
FCS	2-274
Data Control Instructions	2-276
PIDAT	2-276
TPO	2-288
SCL	2-295
SCL2	2-299
SCL3	2-303
AVG	2-306
Subroutines Instructions	2-309
SBS	2-309
SBN/RET	2-314
Interrupt Control Instructions	2-317
MSKS	2-319
CLI	2-322
DI	2-325
EI	2-326
High-speed Counter/Pulse Output Instructions	2-327
INI	2-327
PRV	2-330
CTBL	2-334
SPED	2-338
PULS	2-342
PLS2	2-344
ACC	2-350
ORG	2-355
PWM	2-358
IFEED	2-360
ITPL	2-363
Step Instructions	2-368
SNXT/STEP	2-369
Basic I/O Unit Instructions	2-379
IORF	2-379
SDEC	2-381

DSW	2-384
MTR	2-388
7SEG	2-392
Serial Communication Instructions	2-396
TXD	2-396
RXD	2-401
Network Instructions	2-408
Network Instructions	2-408
SEND	2-421
RECV	2-425
CMND	2-428
Clock Instructions	2-433
CADD/CSUB	2-433
DATE	2-438
Failure Diagnosis Instructions	2-440
FAL	2-440
FALS	2-447
Other Instructions.....	2-453
STC/CLC	2-453
WDT	2-454

Section 3 Instruction Execution Times and Number of Steps ... 3-1

3-1 Instruction Execution Times and Number of Steps	3-2
3-2 Function Block Instance Execution Time.....	3-13

Section 4 Monitoring and Computing the Cycle Time..... 4-1

4-1 Monitoring the Cycle Time.....	4-2
4-1-1 Monitoring the Cycle Time	4-2
4-2 Computing the Cycle Time	4-3
4-2-1 CPU Unit Operation Flowchart	4-3
4-2-2 Cycle Time Overview.....	4-4
4-2-3 I/O Refresh Times for PLC Units	4-5
4-2-4 Cycle Time Calculation Example	4-6
4-2-5 Increase in Cycle Time for Online Editing.....	4-6

Section A AppendicesA-1

Alphabetical List of Instructions by Mnemonic.....	A-2
Revision History.....	1-1

Terms and Conditions Agreement

Warranty, Limitations of Liability

Warranties

- **Exclusive Warranty**

Omron's exclusive warranty is that the Products will be free from defects in materials and workmanship for a period of twelve months from the date of sale by Omron (or such other period expressed in writing by Omron). Omron disclaims all other warranties, express or implied.

- **Limitations**

OMRON MAKES NO WARRANTY OR REPRESENTATION, EXPRESS OR IMPLIED, ABOUT NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OF THE PRODUCTS. BUYER ACKNOWLEDGES THAT IT ALONE HAS DETERMINED THAT THE PRODUCTS WILL SUITABLY MEET THE REQUIREMENTS OF THEIR INTENDED USE.

Omron further disclaims all warranties and responsibility of any type for claims or expenses based on infringement by the Products or otherwise of any intellectual property right.

- **Buyer Remedy**

Omron's sole obligation hereunder shall be, at Omron's election, to (i) replace (in the form originally shipped with Buyer responsible for labor charges for removal or replacement thereof) the non-complying Product, (ii) repair the non-complying Product, or (iii) repay or credit Buyer an amount equal to the purchase price of the non-complying Product; provided that in no event shall Omron be responsible for warranty, repair, indemnity or any other claims or expenses regarding the Products unless Omron's analysis confirms that the Products were properly handled, stored, installed and maintained and not subject to contamination, abuse, misuse or inappropriate modification. Return of any Products by Buyer must be approved in writing by Omron before shipment. Omron Companies shall not be liable for the suitability or unsuitability or the results from the use of Products in combination with any electrical or electronic components, circuits, system assemblies or any other materials or substances or environments. Any advice, recommendations or information given orally or in writing, are not to be construed as an amendment or addition to the above warranty.

See <http://www.omron.com/global/> or contact your Omron representative for published information.

Limitation on Liability; Etc

OMRON COMPANIES SHALL NOT BE LIABLE FOR SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, LOSS OF PROFITS OR PRODUCTION OR COMMERCIAL LOSS IN ANY WAY CONNECTED WITH THE PRODUCTS, WHETHER SUCH CLAIM IS BASED IN CONTRACT, WARRANTY, NEGLIGENCE OR STRICT LIABILITY.

Further, in no event shall liability of Omron Companies exceed the individual price of the Product on which liability is asserted.

Application Considerations

Suitability of Use

Omron Companies shall not be responsible for conformity with any standards, codes or regulations which apply to the combination of the Product in the Buyer's application or use of the Product. At Buyer's request, Omron will provide applicable third party certification documents identifying ratings and limitations of use which apply to the Product. This information by itself is not sufficient for a complete determination of the suitability of the Product in combination with the end product, machine, system, or other application or use. Buyer shall be solely responsible for determining appropriateness of the particular Product with respect to Buyer's application, product or system. Buyer shall take application responsibility in all cases.

NEVER USE THE PRODUCT FOR AN APPLICATION INVOLVING SERIOUS RISK TO LIFE OR PROPERTY OR IN LARGE QUANTITIES WITHOUT ENSURING THAT THE SYSTEM AS A WHOLE HAS BEEN DESIGNED TO ADDRESS THE RISKS, AND THAT THE OMRON PRODUCT(S) IS PROPERLY RATED AND INSTALLED FOR THE INTENDED USE WITHIN THE OVERALL EQUIPMENT OR SYSTEM.

Programmable Products

Omron Companies shall not be responsible for the user's programming of a programmable Product, or any consequence thereof.

Disclaimers

Performance Data

Data presented in Omron Company websites, catalogs and other materials is provided as a guide for the user in determining suitability and does not constitute a warranty. It may represent the result of Omron's test conditions, and the user must correlate it to actual application requirements. Actual performance is subject to the Omron's Warranty and Limitations of Liability.

Change in Specifications

Product specifications and accessories may be changed at any time based on improvements and other reasons. It is our practice to change part numbers when published ratings or features are changed, or when significant construction changes are made. However, some specifications of the Product may be changed without any notice. When in doubt, special part numbers may be assigned to fix or establish key specifications for your application. Please consult with your Omron's representative at any time to confirm actual specifications of purchased Product.


Errors and Omissions


Information presented by Omron Companies has been checked and is believed to be accurate; however, no responsibility is assumed for clerical, typographical or proofreading errors or omissions.



Safety Precautions

Definition of Precautionary Information

The following notation is used in this manual to provide precautions required to ensure safe usage of a CP-series PLC. The safety precautions that are provided are extremely important to safety. Always read and heed the information provided in all safety precautions.

 WARNING	Indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury. Additionally, there may be severe property damage.
--	---

 Caution	Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury, or property damage.
--	--

-  **Precautions for Safe Use**
Indicates precautions on what to do and what not to do to ensure using the product safely.
-  **Precautions for Correct Use**
Indicates precautions on what to do and what not to do to ensure proper operation and performance.

Symbols



The triangle symbol indicates precautions (including warnings). The specific operation is shown in the triangle and explained in text. This example indicates a precaution for electric shock.



The circle and slash symbol indicates operations that you must not do. The specific operation is shown in the circle and explained in text.



The filled circle symbol indicates operations that you must do. The specific operation is shown in the circle and explained in text. This example shows a general precaution for something that you must do.



The triangle symbol indicates precautions (including warnings). The specific operation is shown in the triangle and explained in text. This example indicates a general precaution.



The triangle symbol indicates precautions (including warnings). The specific operation is shown in the triangle and explained in text. This example indicates a precaution for hot surfaces.

Caution

Be sure to sufficiently confirm the safety at the destination when you transfer the program or I/O memory or perform procedures to change the I/O memory.

Devices connected to PLC outputs may incorrectly operate regardless of the operating mode of the CPU Unit.



With a CP1E E□□(S)-type CPU Unit or with a CP1E N/NA□□(S)-type CPU Unit without a Battery, the contents of the DM Area (D) *, Holding Area (H), the Counter Present Values (C), the status of Counter Completion Flags (C), and the status of bits in the Auxiliary Area (A) related to clock functions may be unstable when the power supply is turned ON.

*This does not apply to areas backed up to EEPROM using the DM backup function. If the DM backup function is being used, be sure to use one of the following methods for initialization.

1. Clearing All Areas to All Zeros

Select the *Clear Held Memory (HR/DM/CNT) to Zero* Check Box in the *Startup Data Read Area* in the PLC Setup.

2. Clearing Specific Areas to All Zeros or Initializing to Specific Values

Make the settings from a ladder program.

If the data is not initialized, the unit or device may operate unexpectedly because of unstable data.



Execute online edit only after confirming that no adverse effects will be caused by extending the cycle time.

Otherwise, the input signals may not be readable.



The DM Area (D), Holding Area (H), Counter Completion Flags (C), and Counter Present Values (C) will be held by the Battery if a Battery is mounted in a CP1E-N/NA□□(S)D□-□ CPU Unit. When the battery voltage is low, however, I/O memory areas that are held (including the DM, Holding, and Counter Areas) will be unstable. The unit or device may operate unexpectedly because of unstable data.

Use the Battery Error Flag or other measures to stop outputs if external outputs are performed from a ladder program based on the contents of the DM Area or other I/O memory areas.



Sufficiently check safety if I/O bit status or present values are monitored in the Ladder Section Pane or present values are monitored in the Watch Pane.

If bits are set, reset, force-set, or force-reset by inadvertently pressing a shortcut key, devices connected to PLC outputs may operate incorrectly regardless of the operating mode.



Caution

Program so that the memory area of the start address is not exceeded when using a word address or symbol for the offset.

For example, write the program so that processing is executed only when the indirect specification does not cause the final address to exceed the memory area by using an input comparison instruction or other instruction.

If an indirect specification causes the address to exceed the area of the start address, the system will access data in other area, and unexpected operation may occur.



Set the temperature range according to the type of temperature sensor connected to the Unit.

Temperature data will not be converted correctly if the temperature range does not match the sensor.



Do not set the temperature range to any values other than those for which temperature ranges are given in the following table.

An incorrect setting may cause operating errors.



Precautions for Safe Use

Observe the following precautions when using a CP-series PLC.

● Handling

- Set the Unit properly as specified in the operation manual. Improper setting of the Unit may result in malfunction.
- Check that the DIP switches and data memory (DM) are properly set before starting operation.
- To initialize the DM Area, back up the initial contents for the DM Area to the built-in EEPROM or Flash Memory using one of the following methods.
 - Set the number of words of the DM Area to be backed up starting with D0 in the *Number of CH of DM for backup* Box in the *Startup Data Read Area*.
 - Include programming to back up specified words in the DM Area to the built-in EEPROM or Flash Memory by turning ON A751.15 (DM Backup Save Start Bit).
- Check the ladder program for proper execution before actually running it on the Unit. Not checking the program may result in an unexpected operation.
- Transfer a routing table to the CPU Unit only after confirming that no adverse effects will be caused by restarting CPU Bus Units, which is automatically done to make the new tables effective.
- The ladder program and parameter area data in the CP1E/CP2E CPU Units are backed up in the built-in EEPROM or Flash Memory. The BKUP indicator will light on the front of the CPU Unit when the backup operation is in progress. Do not turn OFF the power supply to the CPU Unit when the BKUP indicator is lit. The data will not be backed up if power is turned OFF and a memory error will occur the next time the power supply is turned ON.
- With a CP1E/CP2E CPU Unit, data memory can be backed up to the built-in EEPROM or Flash Memory. The BKUP indicator will light on the front of the CPU Unit when backup is in progress. Do not turn OFF the power supply to the CPU Unit when the BKUP indicator is lit. If the power is turned OFF during a backup, the data will not be backed up and will not be transferred to the DM Area in RAM the next time the power supply is turned ON.
- Install a battery (sold separately), if you are using clock data for the program. If the battery is not installed, the clock data will be initialized when the power is turned off, and the program may cause malfunction.
- When using a battery, set it to “Detect Low Battery” in PLC settings. If the setting is not changed, a program that uses clock data may cause malfunction, when the battery is exhausted.
- Before replacing the battery, supply power to the CPU Unit for at least 30 minutes and then complete battery replacement within 5 minutes. Memory data may be corrupted if this precaution is not observed.
- The equipment may operate unexpectedly if inappropriate parameters are set. Even if the appropriate parameters are set, confirm that equipment will not be adversely affected before transferring the parameters to the CPU Unit.
- Before starting operation, confirm that the contents of the DM Area is correct.
- After replacing the CPU Unit, make sure that the required data for the DM Area, Holding Area, and other memory areas has been transferred to the new CPU Unit before restarting operation.
- Do not attempt to disassemble, repair, or modify any Units. Any attempt to do so may result in malfunction, fire, or electric shock.
- Confirm that no adverse effect will occur in the system before attempting any of the following. Not doing so may result in an unexpected operation.
 - Changing the operating mode of the PLC (including the setting of the startup operating mode).
 - Force-setting/force-resetting any bit in memory.
 - Changing the present value of any word or any set value in memory.

● External Circuits

- Always configure the external circuits to turn ON power to the PLC before turning ON power to the control system. If the PLC power supply is turned ON after the control power supply, temporary errors may result in control system signals because the output terminals on DC Output Units and other Units will momentarily turn ON when power is turned ON to the PLC.
- Fail-safe measures must be taken by the customer to ensure safety in the event that outputs from output terminals remain ON as a result of internal circuit failures, which can occur in relays, transistors, and other elements.
- If the I/O Hold Bit is turned ON, the outputs from the PLC will not be turned OFF and will maintain their previous status when the PLC is switched from RUN or MONITOR mode to PROGRAM mode. Make sure that the external loads will not produce dangerous conditions when this occurs. (When operation stops for a fatal error, including those produced with the FALS instruction, all outputs from PLC will be turned OFF and only the internal output status in the CPU Unit will be maintained.)

Regulations and Standards

Trademarks

SYSMAC is a registered trademark for Programmable Controllers made by OMRON Corporation.

CX-One is a registered trademark for Programming Software made by OMRON Corporation.

Windows is a registered trademark of Microsoft Corporation.

Other system names and product names in this document are the trademarks or registered trademarks of their respective companies.

Software Licenses and Copyrights

This product incorporates certain third party software. The license and copyright information associated with this software is shown at the following.

Copyright (c) 2001-2004 Swedish Institute of Computer Science.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and / or other materials provided with the distribution.
3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Related Manuals

The following manuals are related to the CP1E/CP2E. Use them together with this manual.

Manual name	Cat. No.	Model numbers	Application	Contents
SYSMAC CP Series CP1E/CP2E CPU Unit Instructions Reference Manual (this manual)	W483	CP1E-E□□DD□-□ CP1E-N□□DD□-□ CP1E-NA□□DD□-□ CP2E-E□□DD□-□ CP2E-S□□DD□-□ CP2E-N□□DD□-□	To learn program- ming instructions in detail	Describes each programming instruction in detail. When programming, use this manual together with the CP1E CPU Unit Software User's Man- ual (Cat. No. W480) and CP2E CPU Unit Soft- ware User's Manual (Cat. No. W614).
SYSMAC CP Series CP1E CPU Unit Soft- ware User's Manual	W480	CP1E-E□□SD□-□ CP1E-N□□SD□-□ CP1E-E□□DD□-□ CP1E-N□□DD□-□ CP1E-NA□□DD□-□	To learn the software specifications of the CP1E PLCs	Describes the following information for CP1E PLCs. <ul style="list-style-type: none"> • CPU Unit operation • Internal memory • Programming • Settings • CPU Unit built-in functions <ul style="list-style-type: none"> • Interrupts • High-speed counter inputs • Pulse outputs • Serial communications • Analog I/O functions • Other functions
			Use this manual together with the CP1E CPU Unit Hardware User's Manual (Cat. No. W479) and Instructions Reference Manual (Cat. No. W483).	
SYSMAC CP Series CP1E CPU Unit Hard- ware User's Manual	W479	CP1E-E□□SD□-□ CP1E-N□□SD□-□ CP1E-E□□DD□-□ CP1E-N□□DD□-□ CP1E-NA□□DD□-□	To learn the hard- ware specifications of the CP1E PLCs	Describes the following information for CP1E PLCs. <ul style="list-style-type: none"> • Overview and features • Basic system configuration • Part names and functions • Installation and settings • Troubleshooting
			Use this manual together with the CP1E CPU Unit Software User's Manual (Cat. No. W480) and Instructions Reference Manual (Cat. No. W483).	
SYSMAC CP Series CP2E CPU Unit Soft- ware User's Manual	W614	CP2E-E□□DD□-□ CP2E-S□□DD□-□ CP2E-N□□DD□-□	To learn the software specifications of the CP2E PLCs	Describes the following information for CP2E PLCs. <ul style="list-style-type: none"> • CPU Unit operation • Internal memory • Programming • Settings • CPU Unit built-in functions <ul style="list-style-type: none"> • Interrupts • High-speed counter inputs • Pulse outputs • Serial communications • Ethernet • Other functions
			Use this manual together with the CP2E CPU Unit Hardware User's Manual (Cat. No. W613) and Instructions Reference Manual (Cat. No. W483).	
SYSMAC CP Series CP2E CPU Unit Hard- ware User's Manual	W613	CP2E-E□□DD□-□ CP2E-S□□DD□-□ CP2E-N□□DD□-□	To learn the hard- ware specifications of the CP2E PLCs	Describes the following information for CP2E PLCs. <ul style="list-style-type: none"> • Overview and features • Basic system configuration • Part names and functions • Installation and settings • Troubleshooting
			Use this manual together with the CP2E CPU Unit Software User's Manual (Cat. No. W614) and Instructions Reference Manual (Cat. No. W483).	

Manual name	Cat. No.	Model numbers	Application	Contents
CS/CJ/CP/NSJ Series Communications Commands Reference Manual	W342	CS1G/H-CPU□□H CS1G/H-CPU□□-V1 CS1D-CPU□□H CS1D-CPU□□S CS1W-SCU□□-V1 CS1W-SCB□□-V1 CJ1G/H-CPU□□H CJ1G-CPU□□P CJ1M-CPU□□ CJ1G-CPU□□ CJ1W-SCU□□-V1	To learn communications commands for CS/CJ/CP/NSJ-series Controllers in detail Note This manual describes commands addressed to CPU Units. It does not cover commands addressed to other Units or ports (e.g., serial communications ports on CPU Units, communications ports on Serial Communications Units/Boards, and other Communications Units).	Describes 1) C-mode commands and 2) FINS commands in detail. Read this manual for details on C-mode and FINS commands addressed to CPU Units.
SYSMAC CP Series CP1L/CP1E CPU Unit Introduction Manual	W461	CP1L-L10D□-□ CP1L-L14D□-□ CP1L-L20D□-□ CP1L-M30D□-□ CP1L-M40D□-□ CP1L-M60D□-□ CP1E-E□□D□-□ CP1E-N□□D□-□ CP1E-NA□□D□-□	To learn the basic setup methods of the CP1L/CP1E PLCs	Describes the following information for CP1L/CP1E PLCs. <ul style="list-style-type: none"> • Basic configuration and component names • Mounting and wiring • Programming, data transfer, and debugging using the CX-Programmer • Application program examples
CX-One FA Integrated Tool Package Setup Manual	W463	CXONE-AL□□D-V4	To install the software provided in the CX-One	Describes the overview of the CX-One FA Integrated Tool Package, and how to install and uninstall the CX-One.
CX-Programmer Operation Manual	W446		To learn the operation procedures for the CX-Programmer, the Programming Device for Windows computers	Describes the operation procedures for the CX-Programmer.
CX-Programmer Operation Manual (Function Blocks/Structured Text)	W447			
CX-Simulator Operation Manual	W366		To learn the operation procedures for the CX-Simulator, the Simulation Device for Windows computers	Describes the operation procedures for the CX-Simulator.
CX-Integrator Operation Manual	W464		To set up and monitor networks	Describes the operation procedures for the CX-Integrator.

1

Summary of Instructions

This section provides a summary of instructions used with a CP1E/CP2E CPU Unit.

1-1	Summary of Instructions	1-2
-----	-------------------------------	-----

1-1 Summary of Instructions

There are 220 types of instructions can be used by CP1E/CP2E.

The following table lists the instructions by function. Refer to the reference pages for the detail of each instruction.

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Sequence Input Instructions	LOAD	LD	–	Indicates a logical start and creates an ON/OFF execution condition based on the ON/OFF status of the specified operand bit.	○	○	2-7
		@LD	–				
		%LD	–				
		!LD	–				
		!@LD	–				
		!%LD	–				
	LOAD NOT	LD NOT	–	Indicates a logical start and creates an ON/OFF execution condition based on the reverse of the ON/OFF status of the specified operand bit.	○	○	2-7
		@LD NOT	–				
		%LD NOT	–				
		!LD NOT	–				
		!@LD NOT	–				
		!%LD NOT	–				
	AND	AND	–	Takes a logical AND of the status of the specified operand bit and the current execution condition.	○	○	2-9
		@AND	–				
		%AND	–				
		!AND	–				
		!@AND	–				
		!%AND	–				
	AND NOT	AND NOT	–	Reverses the status of the specified operand bit and takes a logical AND with the current execution condition.	○	○	2-9
		@AND NOT	–				
		%AND NOT	–				
!AND NOT		–					
!@AND NOT		–					
!%AND NOT		–					
OR	OR	–	Takes a logical OR of the ON/OFF status of the specified operand bit and the current execution condition.	○	○	2-11	
	@OR	–					
	%OR	–					
	!OR	–					
	!@OR	–					
	!%OR	–					
OR NOT	OR NOT	–	Reverses the status of the specified bit and takes a logical OR with the current execution condition.	○	○	2-11	
	@OR NOT	–					
	%OR NOT	–					
	!OR NOT	–					
	!@OR NOT	–					
	!%OR NOT	–					
AND LOAD	AND LD	–	Takes a logical AND between logic blocks.	○	○	2-13	
OR LOAD	OR LD	–	Takes a logical OR between logic blocks.	○	○	2-13	
NOT	NOT	520	Reverses the execution condition.	○	○	2-16	
CONDITION ON	UP	521	UP(521) turns ON the execution condition for one cycle when the execution condition goes from OFF to ON.	○	○	2-17	
CONDITION OFF	DOWN	522	DOWN(522) turns ON the execution condition for one cycle when the execution condition goes from ON to OFF.	○	○	2-17	
LOAD BIT TEST	LD TST	350	LD TST(350) is used in the program like LD; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.	---	○	2-18	

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Sequence Input Instructions	LOAD BIT TEST NOT	LD TSTN	351	LD TSTN(351) is used in the program like LD NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.	---	○	2-18
	AND BIT TEST	AND TST	350	AND TST(350) is used in the program like AND; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.	---	○	2-20
	AND BIT TEST NOT	AND TSTN	351	AND TSTN(351) is used in the program like AND NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.	---	○	2-20
	OR BIT TEST	OR TST	350	OR TST(350) is used in the program like OR; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.	---	○	2-22
	OR BIT TEST NOT	OR TSTN	351	OR TSTN(351) is used in the program like OR NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.	---	○	2-22
Sequence Output Instructions	OUTPUT	OUT	—	Outputs the result (execution condition) of the logical processing to the specified bit.	○	○	2-24
		!OUT	—				
	OUTPUT NOT	OUT NOT	—	Reverses the result (execution condition) of the logical processing, and outputs it to the specified bit.	○	○	2-24
		!OUT NOT	—				
	TR Bits	TR	—	TR bits are used to temporarily retain the ON/OFF status of execution conditions in a program when programming in mnemonic code.	○	○	2-26
	KEEP	KEEP	011	Operates as a latching relay.	○	○	2-27
		!KEEP	—				
	DIFFERENTIATE UP	DIFU	013	DIFU(013) turns the designated bit ON for one cycle when the execution condition goes from OFF to ON (rising edge).	○	○	2-31
		!DIFU	—				
	DIFFERENTIATE DOWN	DIFD	014	DIFD(014) turns the designated bit ON for one cycle when the execution condition goes from ON to OFF (falling edge).	○	○	2-33
		!DIFD	—				
	SET	SET	—	SET turns the operand bit ON when the execution condition is ON.	○	○	2-35
		@SET	—				
		%SET	—				
		!SET	—				
		!@SET	—				
		!%SET	—				
	RESET	RSET	—	RSET turns the operand bit OFF when the execution condition is ON.	○	○	2-35
		@RSET	—				
		%RSET	—				
!RSET		—					
!@RSET		—					
!%RSET		—					
MULTIPLE BIT SET	SETA	530	SETA(530) turns ON the specified number of consecutive bits.	○	○	2-37	
	@SETA	—					
MULTIPLE BIT RESET	RSTA	531	RSTA(531) turns OFF the specified number of consecutive bits.	○	○	2-37	
	@RSTA	—					
SINGLE BIT SET	SETB	532	SETB(532) turns ON the specified bit in the specified word when the execution condition is ON. Unlike the SET instruction, SETB(532) can be used to set a bit in a DM word.	○	○	2-39	
	@SETB	—					
	!SETB	—					
	!@SETB	—					
SINGLE BIT RESET	RSTB	533	RSTB(533) turns OFF the specified bit in the specified word when the execution condition is ON. Unlike the RSET instruction, RSTB(533) can be used to reset a bit in a DM word.	○	○	2-39	
	@RSTB	—					
	!RSTB	—					
	!@RSTB	—					

1 Summary of Instructions

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Sequence Control Instructions	END	END	001	Indicates the end of a program.	○	○	2-44
	NO OPERATION	NOP	000	This instruction has no function. (No processing is performed for NOP(000).)	○	○	2-45
	INTERLOCK	IL	002	Interlocks all outputs between IL(002) and ILC(003) when the execution condition for IL(002) is OFF.	○	○	2-46
	INTERLOCK CLEAR	ILC	003	All outputs between IL(002) and ILC(003) are interlocked when the execution condition for IL(002) is OFF.	○	○	2-46
	MULTI-INTERLOCK DIFFERENTIATION HOLD	MILH	517	When the execution condition for MILH(517) is OFF, the outputs for all instructions between that MILH(517) instruction and the next MILC(519) instruction are interlocked.	○	○	2-50
	MULTI-INTERLOCK DIFFERENTIATION RELEASE	MILR	518	When the execution condition for MILR(518) is OFF, the outputs for all instructions between that MILR(518) instruction and the next MILC(519) instruction are interlocked.	○	○	2-50
	MULTI-INTERLOCK CLEAR	MILC	519	Clears an interlock started by an MILH(517) or MILR(518) with the same interlock number.	○	○	2-50
	JUMP	JMP	004	When the execution condition for JMP(004) is OFF, program execution jumps directly to the first JME(005) in the program with the same jump number.	○	○	2-59
	JUMP END	JME	005	Indicates the end of a jump initiated by JMP(004) or CJP(510).	○	○	2-59
	CONDITIONAL JUMP	CJP	510	The operation of CJP(510) is the basically the opposite of JMP(004). When the execution condition for CJP(510) is ON, program execution jumps directly to the first JME(005) in the program with the same jump number.	○	○	2-59
	FOR LOOP	FOR	512	The instructions between FOR(512) and NEXT(513) are repeated a specified number of times.	○	○	2-62
	NEXT LOOP	NEXT	513	The instructions between FOR(512) and NEXT(513) are repeated a specified number of times.	○	○	2-62
	BREAK LOOP	BREAK	514	Programmed in a FOR-NEXT loop to cancel the execution of the loop for a given execution condition. The remaining instructions in the loop are processed as NOP(000) instructions.	○	○	2-65
	Timer and Counter Instructions	HUNDRED-MS TIMER	TIM	–	TIM/TIMX(550) operates a decrementing timer with units of 0.1-s.	○	○
TIMX			550				
TEN-MS TIMER		TIMH	015	TIMH(015)/TIMHX(551) operates a decrementing timer with units of 10-ms.	○	○	2-75
		TIMHX	551				
ONE-MS TIMER		TMHH	540	TMHH(540)/TMHHX(552) operates a decrementing timer with units of 1-ms.	○	○	2-78
		TMHHX	552				
ACCUMULATIVE TIMER		TTIM	087	TTIM(087)/TTIMX(555) operates an incrementing timer with units of 0.1-s.	○	○	2-80
		TTIMX	555				
LONG TIMER		TIML	542	TIML(542)/TIMLX(553) operates a decrementing timer with units of 0.1-s.	○	○	2-83
		TIMLX	553				
COUNTER		CNT	–	CNT/CNTX(546) operates a decrementing counter.	○	○	2-86
		CNTX	546				
REVERSIBLE COUNTER		CNTR	012	CNTR(012)/CNTRX(548) operates a reversible counter.	○	○	2-89
		CNTRX	548				
RESET TIMER/ COUNTER	CNR/ @CNR	545	CNR(545)/CNRX(547) resets the timers or counters within the specified range of timer or counter numbers.	○	○	2-92	
	CNRX/ @CNRX	547					

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Comparison Instructions	Symbol Comparison	=, <, <=, >, >=	300 ~ 328	Symbol comparison instructions compare two values and create an ON execution condition when the comparison condition is true.	○	○	2-94
	Time Comparison	LD, AND, OR+=DT	341	Time comparison instructions compare two BCD time values and create an ON execution condition when the comparison condition is true.	○	○	2-97
		LD, AND, OR+<>DT	342				
		LD, AND, OR+<DT	343				
		LD, AND, OR+<=DT	344				
		LD, AND, OR+>DT	345				
		LD, AND, OR+>=DT	346				
	UNSIGNED COMPARE	CMP	020	Compares two unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.	○	○	2-101
		!CMP					
	DOUBLE UNSIGNED COMPARE	CMPL	060	Compares two double unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.	○	○	2-101
	SIGNED BINARY COMPARE	CPS	114	Compares two signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.	○	○	2-104
		!CPS					
	DOUBLE SIGNED BINARY COMPARE	CPSL	115	Compares two double signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.	○	○	2-104
TABLE COMPARE	TCMP	085	Compares the source data to the contents of 16 words and turns ON the corresponding bit in the result word when the contents are equal.	○	○	2-107	
	@TCMP						
UNSIGNED BLOCK COMPARE	BCMP	068	Compares the source data to 16 ranges (defined by 16 lower limits and 16 upper limits) and turns ON the corresponding bit in the result word when the source data is within the range.	○	○	2-109	
	@BCMP						
AREA RANGE COMPARE	ZCP	088	Compares the 16-bit unsigned binary value in CD (word contents or constant) to the range defined by LL and UL and outputs the results to the Arithmetic Flags in the Auxiliary Area.	○	○	2-111	
DOUBLE AREA RANGE COMPARE	ZCPL	116	Compares the 32-bit unsigned binary value in CD and CD+1 (word contents or constant) to the range defined by LL and UL and outputs the results to the Arithmetic Flags in the Auxiliary Area.	○	○	2-111	
Data Movement Instructions	MOVE	MOV	021	Transfers a word of data to the specified word.	○	○	2-114
		@MOV					
		!MOV					
		!@MOV					
	DOUBLE MOVE	MOVL/ @MOVL	498	Transfers two words of data to the specified words.	○	○	2-114
	MOVE NOT	MVN/ @MVN	022	Transfers the complement of a word of data to the specified word.	○	○	2-114
	MOVE BIT	MOV/B/ @MOV/B	082	Transfers the specified bit.	○	○	2-117
	MOVE DIGIT	MOVD/ @MOVD	083	Transfers the specified digit or digits. (Each digit is made up of 4 bits.)	○	○	2-119
	MULTIPLE BIT TRANSFER	XFRB/ @XFRB	062	Transfers the specified number of consecutive bits.	○	○	2-121
	BLOCK TRANSFER	XFER/ @XFER	070	Transfers the specified number of consecutive words.	○	○	2-123
	BLOCK SET	BSET/ @BSET	071	Copies the same word to a range of consecutive words.	○	○	2-125
	DATA EXCHANGE	XCHG/ @XCHG	073	Exchanges the contents of the two specified words.	○	○	2-127
SINGLE WORD DISTRIBUTE	DIST/ @DIST	080	Transfers the source word to a destination word calculated by adding an offset value to the base address.	○	○	2-129	
DATA COLLECT	COLL/ @COLL	081	Transfers the source word (calculated by adding an offset value to the base address) to the destination word.	○	○	2-131	

1 Summary of Instructions

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Data Movement Instructions	MOVE TO REGISTER	MOVR/ @MOVR	560	Sets the PLC memory address of the specified word, bit, or timer/counter Completion Flag in the specified Index Register.	---	○	2-133
	MOVE TIMER/ COUNTER PV TO REGISTER	MOVRW/ @MOVRW	561	Sets the PLC memory address of the specified timer or counter's PV in the specified Index Register.	---	○	2-133
Data Shift Instructions	SHIFT REGISTER	SFT	010	Operates a shift register.	○	○	2-136
	REVERSIBLE SHIFT REGISTER	SFTR/ @SFTR	084	Creates a shift register that shifts data to either the right or the left.	○	○	2-138
	WORD SHIFT	WSFT/ @WSFT	016	Shifts data between St and E in word units.	○	○	2-140
	ARITHMETIC SHIFT LEFT	ASL/ @ASL	025	Shifts the contents of Wd one bit to the left.	○	○	2-142
	DOUBLE SHIFT LEFT	ASLL/ @ASLL	570	Shifts the contents of Wd and Wd +1 one bit to the left.	---	○	2-142
	ARITHMETIC SHIFT RIGHT	ASR/ @ASR	026	Shifts the contents of Wd one bit to the right.	○	○	2-144
	DOUBLE SHIFT RIGHT	ASRL/ @ASRL	571	Shifts the contents of Wd and Wd +1 one bit to the right.	---	○	2-144
	ROTATE LEFT	ROL/ @ROL	027	Shifts all Wd bits one bit to the left including the Carry Flag (CY).	○	○	2-146
	DOUBLE ROTATE LEFT	ROLL/ @ROLL	572	Shifts all Wd and Wd +1 bits one bit to the left including the Carry Flag (CY).	---	○	2-146
	ROTATE RIGHT	ROR/ @ROR	028	Shifts all Wd bits one bit to the right including the Carry Flag (CY).	○	○	2-148
	DOUBLE ROTATE RIGHT	RORL/ @RORL	573	Shifts all Wd and Wd +1 bits one bit to the right including the Carry Flag (CY).	---	○	2-148
	ONE DIGIT SHIFT LEFT	SLD/ @SLD	074	Shifts data by one digit (4 bits) to the left.	○	○	2-150
	ONE DIGIT SHIFT RIGHT	SRD/ @SRD	075	Shifts data by one digit (4 bits) to the right.	○	○	2-150
	SHIFT N-BITS LEFT	NASL/ @NASL	580	Shifts the specified 16 bits of word data to the left by the specified number of bits.	○	○	2-152
	DOUBLE SHIFT N-BITS LEFT	NSLL/ @NSLL	582	Shifts the specified 32 bits of word data to the left by the specified number of bits.	○	○	2-152
	SHIFT N-BITS RIGHT	NASR/ @NASR	581	Shifts the specified 16 bits of word data to the right by the specified number of bits.	○	○	2-155
	DOUBLE SHIFT N-BITS RIGHT	NSRL/ @NSRL	583	Shifts the specified 32 bits of word data to the right by the specified number of bits.	○	○	2-155
	Increment/Decrement Instructions	INCREMENT BINARY	++/ @++	590	Increments the 4-digit hexadecimal content of the specified word by 1.	○	○
DOUBLE INCREMENT BINARY		++L/ @++L	591	Increments the 8-digit hexadecimal content of the specified words by 1.	○	○	2-158
DECREMENT BINARY		--/ @--	592	Decrements the 4-digit hexadecimal content of the specified word by 1.	○	○	2-161
DOUBLE DECREMENT BINARY		--L/ @--L	593	Decrements the 8-digit hexadecimal content of the specified words by 1.	○	○	2-161
INCREMENT BCD		++B/ @++B	594	Increments the 4-digit BCD content of the specified word by 1.	○	○	2-164
DOUBLE INCREMENT BCD		++BL/ @++BL	595	Increments the 8-digit BCD content of the specified words by 1.	○	○	2-164
DECREMENT BCD		--B/ @--B	596	Decrements the 4-digit BCD content of the specified word by 1.	○	○	2-167
DOUBLE DECREMENT BCD		--BL/ @--BL	597	Decrements the 8-digit BCD content of the specified words by 1.	○	○	2-167

Instrucion Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Symbol Math Instructions	SIGNED BINARY ADD WITHOUT CARRY	+/ @+	400	Adds 4-digit (single-word) hexadecimal data and/or constants.	○	○	2-169
	DOUBLE SIGNED BINARY ADD WITHOUT CARRY	+L/ @+L	401	Adds 8-digit (double-word) hexadecimal data and/or constants.	○	○	2-169
	SIGNED BINARY ADD WITH CARRY	+C/ @+C	402	Adds 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY).	○	○	2-171
	DOUBLE SIGNED BINARY ADD WITH CARRY	+CL/ @+CL	403	Adds 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).	○	○	2-171
	BCD ADD WITHOUT CARRY	+B/ @+B	404	Adds 4-digit (single-word) BCD data and/or constants.	○	○	2-173
	DOUBLE BCD ADD WITHOUT CARRY	+BL/ @+BL	405	Adds 8-digit (double-word) BCD data and/or constants.	○	○	2-173
	BCD ADD WITH CARRY	+BC/ @+BC	406	Adds 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY).	○	○	2-175
	DOUBLE BCD ADD WITH CARRY	+BCL/ @+BCL	407	Adds 8-digit (double-word) BCD data and/or constants with the Carry Flag (CY).	○	○	2-175
	SIGNED BINARY SUBTRACT WITHOUT CARRY	-/ @-	410	Subtracts 4-digit (single-word) hexadecimal data and/or constants.	○	○	2-177
	DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY	-L/ @-L	411	Subtracts 8-digit (double-word) hexadecimal data and/or constants.	○	○	2-177
	SIGNED BINARY SUBTRACT WITH CARRY	-C/ @-C	412	Subtracts 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY).	○	○	2-181
	DOUBLE SIGNED BINARY SUBTRACT WITH CARRY	-CL/ @-CL	413	Subtracts 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).	○	○	2-181
	BCD SUBTRACT WITHOUT CARRY	-B/ @-B	414	Subtracts 4-digit (single-word) BCD data and/or constants.	○	○	2-183
	DOUBLE BCD SUBTRACT WITHOUT CARRY	-BL/ @-BL	415	Subtracts 8-digit (double-word) BCD data and/or constants.	○	○	2-183
	BCD SUBTRACT WITH CARRY	-BC/ @-BC	416	Subtracts 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY).	○	○	2-186
	DOUBLE BCD SUBTRACT WITH CARRY	-BCL/ @-BCL	417	Subtracts 8-digit (double-word) BCD data and/or constants with the Carry Flag (CY).	○	○	2-186
	SIGNED BINARY MULTIPLY	*/ @*	420	Multiplies 4-digit signed hexadecimal data and/or constants.	○	○	2-188
	DOUBLE SIGNED BINARY MULTIPLY	*L/ @*L	421	Multiplies 8-digit signed hexadecimal data and/or constants.	○	○	2-188
	UNSIGNED BINARY MULTIPLY	*U/ @*U	422	Multiplies 4-digit unsigned hexadecimal data and/or constants.	---	○	2-190
	DOUBLE UNSIGNED BINARY MULTIPLY	*UL/ @*UL	423	Multiplies 8-digit unsigned hexadecimal data and/or constants.	---	○	2-190
BCD MULTIPLY	*B/ @*B	424	Multiplies 4-digit (single-word) BCD data and/or constants.	○	○	2-192	
DOUBLE BCD MULTIPLY	*BL/ @*BL	425	Multiplies 8-digit (double-word) BCD data and/or constants.	○	○	2-192	
SIGNED BINARY DIVIDE	/ @/	430	Divides 4-digit (single-word) signed hexadecimal data and/or constants.	○	○	2-194	
DOUBLE SIGNED BINARY DIVIDE	/L/ @/L	431	Divides 8-digit (double-word) signed hexadecimal data and/or constants.	○	○	2-194	
UNSIGNED BINARY DIVIDE	/U/ @/U	432	Divides 4-digit (single-word) unsigned hexadecimal data and/or constants.	---	○	2-196	
DOUBLE UNSIGNED BINARY DIVIDE	/UL/ @/UL	433	Divides 8-digit (double-word) unsigned hexadecimal data and/or constants.	---	○	2-196	

1 Summary of Instructions

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Symbol Math Instructions	BCD DIVIDE	/B @/B	434	Divides 4-digit (single-word) BCD data and/or constants.	○	○	2-198
	DOUBLE BCD DIVIDE	/BL @/BL	435	Divides 8-digit (double-word) BCD data and/or constants.	○	○	2-198
Conversion Instructions	BCD TO BINARY	BIN/ @BIN	023	Converts BCD data to binary data.	○	○	2-200
	DOUBLE BCD TO DOUBLE BINARY	BINL/ @BINL	058	Converts 8-digit BCD data to 8-digit hexadecimal (32-bit binary) data.	○	○	2-200
	BINARY TO BCD	BCD/ @BCD	024	Converts a word of binary data to a word of BCD data.	○	○	2-202
	DOUBLE BINARY TO DOUBLE BCD	BCDL/ @BCDL	059	Converts 8-digit hexadecimal (32-bit binary) data to 8-digit BCD data.	○	○	2-202
	2'S COMPLEMENT	NEG/ @NEG	160	Calculates the 2's complement of a word of hexadecimal data.	○	○	2-204
	DATA DECODER	MLPX/ @MLPX	076	Reads the numerical value in the specified digit (or byte) in the source word, turns ON the corresponding bit in the result word (or 16-word range), and turns OFF all other bits in the result word (or 16-word range).	○	○	2-206
	DATA ENCODER	DMPX/ @DMPX	077	Finds the location of the first or last ON bit within the source word (or 16-word range), and writes that value to the specified digit (or byte) in the result word.	○	○	2-211
	ASCII CONVERT	ASC/ @ASC	086	Converts 4-bit hexadecimal digits in the source word into their 8-bit ASCII equivalents.	○	○	2-216
	ASCII TO HEX	HEX/ @HEX	162	Converts up to 4 bytes of ASCII data in the source word to their hexadecimal equivalents and writes these digits in the specified destination word.	○	○	2-220
	Logic Instructions	LOGICAL AND	ANDW/ @ANDW	034	Takes the logical AND of corresponding bits in single words of word data and/or constants.	○	○
DOUBLE LOGICAL AND		ANDL/ @ANDL	610	Takes the logical AND of corresponding bits in double words of word data and/or constants.	○	○	2-225
LOGICAL OR		ORW/ @ORW	035	Takes the logical OR of corresponding bits in single words of word data and/or constants.	○	○	2-227
DOUBLE LOGICAL OR		ORWL/ @ORWL	611	Takes the logical OR of corresponding bits in double words of word data and/or constants.	○	○	2-227
EXCLUSIVE OR		XORW/ @XORW	036	Takes the logical exclusive OR of corresponding bits in single words of word data and/or constants.	○	○	2-229
DOUBLE EXCLUSIVE OR		XORL/ @XORL	612	Takes the logical exclusive OR of corresponding bits in double words of word data and/or constants.	○	○	2-229
COMPLEMENT		COM/ @COM	029	Turns OFF all ON bits and turns ON all OFF bits in Wd.	○	○	2-231
DOUBLE COMPLEMENT		COML/ @COML	614	Turns OFF all ON bits and turns ON all OFF bits in Wd and Wd+1.	○	○	2-231
Special Math Instructions	ARITHMETIC PROCESS	APR/ @APR	069	Calculates the sine, cosine, or a linear extrapolation of the source data.	○	○	2-233
	BIT COUNTER	BCNT/ @BCNT	067	Counts the total number of ON bits in the specified word(s).	○	○	2-242

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Floating-point Math Instructions	FLOATING TO 16-BIT	FIX/ @FIX	450	Converts a 32-bit floating-point value to 16-bit signed binary data and places the result in the specified result word.	○	○	2-248
	FLOATING TO 32-BIT	FIXL/ @FIXL	451	Converts a 32-bit floating-point value to 32-bit signed binary data and places the result in the specified result words.	○	○	2-248
	16-BIT TO FLOATING	FLT/ @FLT	452	Converts a 16-bit signed binary value to 32-bit floating-point data and places the result in the specified result words.	○	○	2-250
	32-BIT TO FLOATING	FTL/ @FTL	453	Converts a 32-bit signed binary value to 32-bit floating-point data and places the result in the specified result words.	○	○	2-250
	FLOATINGPOINT ADD	+F/ @+F	454	Adds two 32-bit floating-point numbers and places the result in the specified result words.	○	○	2-252
	FLOATINGPOINT SUBTRACT	-F/ @-F	455	Subtracts one 32-bit floating-point number from another and places the result in the specified result words.	○	○	2-252
	FLOATING-POINT MULTIPLY	*F/ @*F	456	Multiplies two 32-bit floating-point numbers and places the result in the specified result words.	○	○	2-252
	FLOATING-POINT DIVIDE	/F/ @/F	457	Divides one 32-bit floating-point number by another and places the result in the specified result words.	○	○	2-252
	FLOATING SYMBOL COMPARISON	=F	329	Compares the specified single-precision data (32 bits) or constants and creates an ON execution condition if the comparison result is true. Three kinds of symbols can be used with the floating-point symbol comparison instructions: LD (Load), AND, and OR.	○	○	2-256
		<>F	330		○	○	2-256
		<F	331		○	○	2-256
		<=F	332		○	○	2-256
		>F	333		○	○	2-256
		>=F	334		○	○	2-256
	FLOATING-POINT TO ASCII	FSTR/ @FSTR	448	Converts the specified single-precision floating-point data (32-bit decimal-point or exponential format) to text string data (ASCII) and outputs the result to the destination word.	○	○	2-259
ASCII TO FLOATING-POINT	FVAL/ @FVAL	449	Converts the specified text string (ASCII) representation of single-precision floating-point data (decimal-point or exponential format) to 32-bit single-precision floating-point data and outputs the result to the destination words.	○	○	2-264	
Table Data Processing Instructions	SWAP BYTES	SWAP/ @SWAP	637	Switches the leftmost and rightmost bytes in all of the words in the range.	○	○	2-268
	FIND MAXIMUM	MAX/ @MAX	182	Finds the maximum value in the range.	---	○	2-270
	FIND MINIMUM	MIN/ @MIN	183	Finds the minimum value in the range.	---	○	2-270
	FRAME CHECKSUM	FCS/ @FCS	180	Calculates the ASCII FCS value for the specified range.	○	○	2-274
Data Control Instructions	PID CONTROL WITH AUTOTUNING	PIDAT	191	Executes PID control according to the specified parameters. The PID constants can be auto-tuned with PIDAT(191).	○	○	2-276
	TIME-PROPORTIONAL OUTPUT	TPO	685	Inputs the duty ratio or manipulated variable from the specified word, converts the duty ratio to a time-proportional output based on the specified parameters, and outputs the result from the specified output.	○	○	2-288
	SCALING	SCL/ @SCL	194	Converts unsigned binary data into unsigned BCD data according to the specified linear function.	○	○	2-295
	SCALING 2	SCL2/ @SCL2	486	Converts signed binary data into signed BCD data according to the specified linear function. An offset can be input in defining the linear function.	○	○	2-299
	SCALING 3	SCL3/ @SCL3	487	Converts signed BCD data into signed binary data according to the specified linear function. An offset can be input in defining the linear function.	○	○	2-303
	AVERAGE	AVG	195	Calculates the average value of an input word for the specified number of cycles.	○	○	2-306
Subroutine Instructions	SUBROUTINE CALL	SBS/ @SBS	091	Calls the subroutine with the specified subroutine number and executes that program.	○	○	2-309
	SUBROUTINE ENTRY	SBN	092	Indicates the beginning of the subroutine program with the specified subroutine number.	○	○	2-314
	SUBROUTINE RETURN	RET	093	Indicates the end of a subroutine program.	○	○	2-314

1 Summary of Instructions

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Interrupt Control Instructions	SET INTERRUPT MASK	MSKS/ @MSKS	690	Sets up interrupt processing for I/O interrupts or scheduled interrupts.	○	○	2-319
	CLEAR INTERRUPT	CLI/ @CLI	691	Clears or retains recorded interrupt inputs for I/O interrupts or sets the time to the first scheduled interrupt for scheduled interrupts.	○	○	2-322
	DISABLE INTERRUPTS	DI/ @DI	693	Disables execution of all interrupt tasks except the power OFF interrupt.	○	○	2-325
	ENABLE INTERRUPTS	EI	694	Enables execution of all interrupt tasks that were disabled with DI(693).	○	○	2-326
High-speed Counter and Pulse Output Instructions	MODE CONTROL	INI/ @INI	880	INI(880) is used to start and stop target value comparison, to change the present value (PV) of a high-speed counter, to change the PV of an interrupt input (counter mode), to change the PV of a pulse output, or to stop pulse output.	○	○	2-327
	HIGH-SPEED COUNTER PV READ	PRV/ @PRV	881	PRV(881) is used to read the present value (PV) of a highspeed counter, pulse output, or interrupt input (counter mode).	○	○	2-330
	COMPARISON TABLE LOAD	CTBL/ @CTBL	882	CTBL(882) is used to perform target value or range comparisons for the present value (PV) of a high-speed counter.	○	○	2-334
	SPEED OUTPUT	SPED/ @SPED	885	SPED(885) is used to specify the frequency and perform pulse output without acceleration or deceleration.	○	○	2-338
	SET PULSES	PULS/ @PULS	886	PULS(886) is used to set the number of pulses for pulse output.	○	○	2-342
	PULSE OUTPUT	PLS2/ @PLS2	887	PLS2(887) is used to set the pulse frequency and acceleration/ deceleration rates, and to perform pulse output with acceleration/ deceleration (with different acceleration/deceleration rates). Only positioning is possible.	○	○	2-344
	ACCELERATION CONTROL	ACC/ @ACC	888	ACC(888) is used to set the pulse frequency and acceleration/ deceleration rates, and to perform pulse output with acceleration/ deceleration (with the same acceleration/deceleration rate). Both positioning and speed control are possible.	○	○	2-350
	ORIGIN SEARCH	ORG/ @ORG	889	ORG(889) is used to perform origin searches and returns.	○	○	2-355
	PULSE WITH VARIABLE DUTY FACTOR	PWM/ @PWM	891	PWM(891) is used to output pulses with a variable duty factor.	○	○	2-358
	INTERRUPT FEED-ING	IFEED/ @IFEED	892	IFEED(892) uses an input interrupt as a trigger to switch from speed control to position control and move the specified number of pulses.	---	○	2-360
	LINEAR INTERPOLATION	ITPL/ @ITPL	893	ITPL(893) outputs a 2 to 4 axes linear interpolation to the specified port.	---	○	2-363
Step Instructions	STEP START	SNXT	009	SNXT(009) is used in the following three ways: (1)To start step programming execution. (2)To proceed to the next step control bit. (3)To end step programming execution.	○	○	2-369
	STEP DEFINE	STEP	008	STEP(008) functions in following 2 ways, depending on its position and whether or not a control bit has been specified. (1)Starts a specific step. (2)Ends the step programming area (i.e., step execution).	○	○	2-369
Basic I/O Unit Instructions	I/O REFRESH	IORF/ @IORF	097	Refreshes the specified I/O words.	○	○	2-379
	7-SEGMENT DECODER	SDEC/ @SDEC	078	Converts the hexadecimal contents of the designated digit(s) into 8-bit, 7-segment display code and places it into the upper or lower 8-bits of the specified destination words.	○	○	2-381
	DIGITAL SWITCH INPUT	DSW	210	Reads the value set on an external digital switch (or thumbwheel switch) connected to an Input Unit or Output Unit and stores the 4-digit or 8-digit BCD data in the specified words.	○	○	2-384
	MATRIX INPUT	MTR	213	Inputs up to 64 signals from an 8×8 matrix connected to an Input Unit and Output Unit (using 8 input points and 8 output points) and stores that 64-bit data in the 4 destination words.	○	○	2-388
	7-SEGMENT DISPLAY OUTPUT	7SEG	214	Converts the source data (either 4-digit or 8-digit BCD) to 7-segment display data, and outputs that data to the specified output word.	○	○	2-392

Instruction Type	Instruction	Mnemonic	FUN No.	Function	CP1E	CP2E	Page
Serial Communications Instructions	TRANSMIT	TXD/ @TXD	236	Outputs the specified number of bytes of data from the RS-232C port/RS-485 port built into the CPU Unit or the serial port of a Serial Communications Board.	○	○	2-396
	RECEIVE	RXD/ @RXD	235	Reads the specified number of bytes of data from the RS-232C port/RS-485 port built into the CPU Unit or the serial port of a Serial Communications Board.	○	○	2-401
Network Instructions	NETWORK SEND	SEND/ @SEND	090	Sends data to a node in the Ethernet network.	---	○	2-421
	NETWORK RECEIVE	RECV/ @RECV	098	Requests data to be transmitted from a node in the Ethernet network and receives the data.	---	○	2-425
	DELIVER COMMAND	CMND/ @CMND	490	Sends an FINS command and receives the response.	---	○	2-428
Clock Instructions	CALENDAR ADD	CADD/ @CADD	730	Adds time to the calendar data in the specified words.	○	○	2-433
	CALENDAR SUBTRACT	CSUB/ @CSUB	731	Subtracts time from the calendar data in the specified words.	○	○	2-433
	CLOCK ADJUSTMENT	DATE/ @DATE	735	Changes the internal clock setting to the setting in the specified source words.	○	○	2-438
Failure Diagnosis Instructions	FAILURE ALARM	FAL/ @FAL	006	Generates or clears user-defined non-fatal errors.	○	○	2-440
	SEVERE FAILURE ALARM	FALS	007	Generates user-defined fatal errors.	○	○	2-447
Other Instructions	SET CARRY	STC/ @STC	040	Sets the Carry Flag (CY).	○	○	2-453
	CLEAR CARRY	CLC/ @CLC	041	Turns OFF the Carry Flag (CY).	○	○	2-453
	EXTEND MAXIMUM CYCLE TIME	WDT/ @WDT	094	Extends the maximum cycle time, but only for the cycle in which this instruction is executed.	○	○	2-454

2

Instructions

This section describes the functions, operands and sample programs of the instructions that are supported by a CP1E/CP2E CPU Unit.

Notation and Layout of Instruction Descriptions	2-2
Sequence Input Instructions	2-5
Sequence Output Instructions	2-24
Sequence Control Instructions	2-41
Timer and Counter Instructions	2-66
Comparison Instructions	2-94
Data Movement Instructions	2-114
Data Shift Instructions	2-136
Increment/Decrement Instructions	2-158
Symbol Math Instructions	2-169
Conversion Instructions	2-200
Logic Instructions	2-225
Special Math Instructions	2-233
Floating-point Math Instructions	2-244
Table Data Processing Instructions	2-268
Data Control Instructions	2-276
Subroutines Instructions	2-309
Interrupt Control Instructions	2-317
High-speed Counter/Pulse Output Instructions	2-327
Step Instructions	2-368
Basic I/O Unit Instructions	2-379
Serial Communication Instructions	2-396
Network Instructions	2-408
Clock Instructions	2-433
Failure Diagnosis Instructions	2-440
Other Instructions	2-453

Notation and Layout of Instruction Descriptions

Instructions are described in groups by function. Refer to Appendix A List of Instructions by Function Code for a list of instructions by mnemonic that lists the page number in this section for each instruction.

The description of each instruction is organized as described in the following table.

Item	Contents																																																																																
Instruction	Indicates the name of the instruction. Example: MOVE BIT																																																																																
Mnemonic	Indicates the mnemonic. Example: MOVB(082)																																																																																
Variations	<p>Differentiation</p> <ul style="list-style-type: none"> @ Instruction that differentiates when the execution condition turns ON. % Instruction that differentiates when the execution condition turns OFF. <p>Immediate refreshing</p> <ul style="list-style-type: none"> ! Refreshes data in the I/O area specified by the operands or the Special I/O Unit words when the instruction is executed. <p>! @ MOV</p>																																																																																
Function code	Indicates the function code.																																																																																
Function	The basic purpose of the instruction is described after the section heading.																																																																																
Symbol	<p>The ladder symbol used to represent the instruction on the CX-Programmer is shown, as in the example for the MOVE BIT instruction given below. The name of each operand is also provided with the ladder symbol.</p>																																																																																
Applicable Program Areas	<p>The program areas in which the instruction can be used are specified. "OK" indicates the areas in which the instruction can be used.</p> <table border="1"> <thead> <tr> <th>Area</th> <th>Function block definitions</th> <th>Step program areas</th> <th>Subroutines</th> <th>Interrupt tasks</th> </tr> </thead> <tbody> <tr> <td>Usage</td> <td>OK</td> <td>OK</td> <td>OK</td> <td>OK</td> </tr> </tbody> </table>	Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks	Usage	OK	OK	OK	OK																																																																						
Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks																																																																													
Usage	OK	OK	OK	OK																																																																													
Operands	<p>Indicates a description of the operand, the data type, and the size.</p> <p>Where necessary, the meaning of words and bits used in specific operands, such as control words, is given.</p>																																																																																
Operand Specifications	<p>The memory areas addresses that can be used each operand are listed in a table like the following one. The letters used in the column headings on the above are the same as those used in the ladder symbol. "----" is used to indicate when an area cannot be specific for an operand.</p> <table border="1"> <thead> <tr> <th rowspan="2">Area</th> <th colspan="7">Word addresses</th> <th colspan="2">Indirect DM addresses</th> <th rowspan="2">Constants</th> <th colspan="3">Registers</th> <th rowspan="2">CF</th> <th rowspan="2">Pulse bits</th> <th rowspan="2">TR bits</th> </tr> <tr> <th>CIO</th> <th>WR</th> <th>HR</th> <th>AR</th> <th>T</th> <th>C</th> <th>DM</th> <th>@DM</th> <th>*DM</th> <th>DR</th> <th>IR</th> <th>Indirect using IR</th> </tr> </thead> <tbody> <tr> <td>S</td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>OK</td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>C</td> <td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>OK</td><td>---</td><td>OK</td><td>---</td><td>---</td><td>---</td> </tr> <tr> <td>D</td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>---</td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> </tbody> </table>	Area	Word addresses							Indirect DM addresses		Constants	Registers			CF	Pulse bits	TR bits	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR	IR	Indirect using IR	S										OK							C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	D										---						
Area	Word addresses							Indirect DM addresses		Constants	Registers			CF	Pulse bits				TR bits																																																														
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR																																																																				
S										OK																																																																							
C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---																																																																	
D										---																																																																							

Item	Contents												
Flags	<p>The flags table indicates the status of the condition flags immediately after execution of the instruction. Any flags that are not listed are not affected by the instruction. "OFF" indicates that a flag is turned OFF immediately after execution of the instruction regardless of the results of executing the instruction.</p> <table border="1"> <thead> <tr> <th>Name</th> <th>Label</th> <th>Operation</th> </tr> </thead> <tbody> <tr> <td>Error Flag</td> <td>ER</td> <td>OFF</td> </tr> <tr> <td>Equal Flag</td> <td>=</td> <td> <ul style="list-style-type: none"> • ON if the data being transferred (D) is 0. • OFF in all other cases. </td> </tr> <tr> <td>Negative Flag</td> <td>N</td> <td> <ul style="list-style-type: none"> • ON if the leftmost bit of the data being transferred (D) is 1. • OFF in all other cases. </td> </tr> </tbody> </table>	Name	Label	Operation	Error Flag	ER	OFF	Equal Flag	=	<ul style="list-style-type: none"> • ON if the data being transferred (D) is 0. • OFF in all other cases. 	Negative Flag	N	<ul style="list-style-type: none"> • ON if the leftmost bit of the data being transferred (D) is 1. • OFF in all other cases.
Name	Label	Operation											
Error Flag	ER	OFF											
Equal Flag	=	<ul style="list-style-type: none"> • ON if the data being transferred (D) is 0. • OFF in all other cases. 											
Negative Flag	N	<ul style="list-style-type: none"> • ON if the leftmost bit of the data being transferred (D) is 1. • OFF in all other cases. 											
Function	Indicates the function of the instruction.												
Hint	Indicates a supplemental explanation of other than the main function.												
Precautions	Indicates important points when using an instruction.												
Sample program	An example of using the instruction with specific operands is provided to further explain the function of the instruction.												

Constants


Constants input for operands are given as listed below.

Operand Descriptions and Operand Specifications

- **Operands Specifying Bit Strings (Normally Input as Hexadecimal):**
Only the hexadecimal form is given for operands specifying bit strings, e.g., only "#0000 to #FFFF" is specified as the S operand for the MOV(021) instruction. On the CX-Programmer, however, bit strings can be input in decimal form by using the & prefix.
- **Operands Specifying Numeric Values (Normally Input as Decimal, Including Jump Numbers):**
Both the decimal and hexadecimal forms are given for operands specifying numeric values, e.g., "#0000 to #FFFF" and "&0 to &65535" are given for the N operand for the XFER(070) instruction.
- **Operands Indicating Control Numbers (Except for Jump Numbers):**
The decimal form is given for control numbers, e.g., "0 to 127" is given for the N operand for the SBS(091) instruction.

Examples

In the examples, constants are given using the CX-Programmer notation, e.g., operands specifying numeric values are given in decimal for with an & prefix, as shown in the following example.



The input methods for constants for the Programming Devices are given in the following table.

Operand	CX-Programmer
Operands specifying bit strings (normally input as hexadecimal)	Input as decimal with an & prefix or input as hexadecimal with an # prefix. (See note.)
Operands specifying numeric values (normally input as decimal)	
Operands specifying control numbers (except for jump numbers)	Input as decimal with an # prefix. (See note.)

Note When operands are input on the CX-Programmer, the input ranges will be displayed along with the appropriate prefixes.

Condition Flags

With the CX-Programmer, the condition flags are registered in advance as global symbols with “P_” in front of the symbol name.

Flag	CX-Programmer label
Error Flag	P_ER
Access Error Flag	P_AER
Carry Flag	P_CY
Greater Than Flag	P_GT
Equals Flag	P_EQ
Less Than Flag	P_LT
Negative Flag	P_N
Overflow Flag	P_OF
Underflow Flag	P_UF
Greater Than or Equals Flag	P_GE
Not Equal Flag	P_NE
Less Than or Equals Flag	P_LE
Always ON Flag	P_On
Always OFF Flag	P_Off

Symbol Instructions

Some of the C/CV-series PLC instructions have been changed to different instructions with the same functionality for the CP1E/CP2E-series PLCs.

Instruction group	C/CV Series	CP1E/CP2E Series
Comparison	EQU	AND=
Data Movement	MOVQ	MOV
Increment/Decrement	INC	++B
	INCL	++BL
	INCB	++
	INBL	++L
	DEC	--B
	DECL	--BL
	DECB	--
	DCBL	--L
Symbol Math	ADB	+C
	ADBL	+CL
	ADD	+BC
	ADDL	+BCL
	SBB	-C
	SBBL	-CL
	SUB	-BC
	SUBL	-BCL
	MBS	*
	MBSL	*L
	MLB	*U
	MUL	*B
	MULL	*BL
	DBS	/
	DBSL	/L
	DVB	/U
DIV	/B	
DIVL	/BL	
Interrupt Control	INT	MSKS / CLIDI / EI

Sequence Input Instructions

Differentiated and Immediate Refreshing Instructions


- The LOAD, AND, and OR instructions have differentiated and immediate refreshing variations in addition to their ordinary forms, and there are also two combinations available.
- The LOAD NOT, AND NOT, OR NOT, OUT, and OUT NOT instructions have immediate refreshing variations in addition to their ordinary forms.
- The I/O timing for data handled by instructions differs for ordinary and differentiated instructions, immediate refreshing instructions, and immediate refreshing differentiated instructions.
- Ordinary and differentiated instructions are executed using data input by previous I/O refresh processing, and the results are output with the next I/O processing. Here “I/O refreshing” means the data exchanged between the CPU’s internal memory and the I/O Unit.
- In addition to the above I/O refreshing, an immediate refresh instruction exchanges data with the I/O Unit for those words that are accessed by the instruction. An immediate refresh instruction refreshes sixteen bits simultaneously in addition to the specified bit.

Immediate refresh instructions (i.e., instructions with !) cannot be used for I/O on CP Expansion Units or CP Expansion I/O Units. Use IORF(097) for I/O on CP Expansion Units or CP Expansion I/O Units.

Instruction variation	Mnemonic	Function	I/O refresh
Ordinary	LD, AND, OR, LD NOT, AND NOT, OR NOT	The ON/OFF status of the specified bit is taken by the CPU with cyclic refreshing, and it is reflected in the next instruction execution.	Cyclic refreshing
	OUT, OUT NOT	After the instruction is executed, the ON/OFF status of the specified bit is output with the next cyclic refreshing.	
Differentiated up	@LD, @AND, @OR	The instruction is executed once when the specified bit turns from OFF to ON and the ON state is held for one cycle.	Cyclic refreshing
Differentiated down	%LD, %AND, %OR	The instruction is executed once when the specified bit turns from ON to OFF and the ON state is held for one cycle.	
Immediate refresh	!LD, !AND, !OR, !LD NOT, !AND NOT, !OR NOT	The input data for the specified bit is taken by the CPU and the instruction is executed.	Before instruction execution
	!OUT, !OUT NOT	After the instruction is executed, the data for the specified bit is output.	After instruction execution
Differentiated up / immediate refresh	!@LD, !@AND, !@OR	The input data for the specified bit is refreshed by the CPU, and the instruction is executed once when the bit turns from OFF to ON and the ON state is held for one cycle.	Before instruction execution
Differentiated down / immediate refresh	!%LD, !%AND, !%OR	The input data for the specified bit is refreshed by the CPU, and the instruction is executed once when the bit turns from ON to OFF and the ON state is held for one cycle.	Before instruction execution

Operation Timing for I/O Instructions

The following chart shows the differences in the timing of instruction operations for a program configured from LD and OUT.



LD/LD NOT

Instruction	Mnemonic	Variations	Function code	Function
LOAD	LD	@LD, %LD, !LD, !@LD, !%LD	---	Indicates a logical start and creates an ON/OFF execution condition based on the ON/OFF status of the specified operand bit.
LOAD NOT	LD NOT	@LD NOT, %LD NOT, !LD NOT, !@LD NOT, !%LD NOT	---	Indicates a logical start and creates an ON/OFF execution condition based on the reverse of the ON/OFF status of the specified operand bit.

Symbol	LD		LD NOT	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
---	---	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
LD	OK	OK	OK	OK	OK	OK	---	---	---	---	---	OK	OK	OK	OK	
LD NOT	OK	OK	OK	OK	OK	OK	---	---	---	---	---	OK	OK	OK	---	

Flags

There are no flags affected by this instruction.

Function

● LD

LD is used for the first normally open bit from the bus bar or for the first normally open bit of a logic block. If there is no immediate refreshing specification, the specified bit in I/O memory is read. If there is an immediate refreshing specification, the status of the CPU Unit's built-in input terminal is read and used.

● LD NOT

LD NOT is used for the first normally closed bit from the bus bar, or for the first normally closed bit of a logic block. If there is no immediate refreshing specification, the specified bit in I/O memory is read and reversed. If there is an immediate refreshing specification, the status of the CPU Unit's built-in input terminal is read, reversed, and used.



Hint

- LD/LD NOT is used in the following circumstances as an instruction for indicating a logical start.
 1. When directly connecting to the bus bar.
 2. When logic blocks are connected by AND LD or OR LD, i.e., at the beginning of a logic block.
The AND LOAD and OR LOAD instructions are used to connect in series or in parallel logic blocks beginning with LD or LD NOT.
- At least one LOAD or LOAD NOT instruction is required for the execution condition when output-related instructions cannot be connected directly to the bus bar. If there is no LOAD or LOAD NOT instruction, a programming error will occur with the program check by the Peripheral Device.
- When logic blocks are connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus 1. If they do not match, a programming error will occur. For details, refer to AND LOAD: AND LD and OR LOAD: OR LD.

Precautions



- Differentiate up (@) or differentiate down (%) can be specified for LD. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.
- Immediate refreshing (!) can be specified for LD/LD NOT. An immediate refresh instruction updates the status of the built-in input bit just before the instruction is executed from the CPU Unit.
- For LD, it is possible to combine immediate refreshing and up or down differentiation (!@ or !%). If either of these is specified, the input is refreshed from the Basic Input Unit just before the instruction is executed and the execution condition is turned ON for one cycle only after the status goes from OFF to ON, or from ON to OFF.

Sample program



AND/AND NOT

Instruction	Mnemonic	Variations	Function code	Function
AND	AND	@AND, %AND, !AND, !@AND, !%AND	---	Takes a logical AND of the status of the specified operand bit and the current execution condition.
AND NOT	AND NOT	@AND NOT, %AND NOT, !AND NOT, !@AND NOT, !%AND NOT	---	Reverses the status of the specified operand bit and takes a logical AND with the current execution condition.

Symbol	AND	AND NOT
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
---	---	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
AND	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	OK	OK	OK	---
AND NOT	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	OK	OK	OK	---

Flags

There are no flags affected by this instruction.

Function

● AND

AND is used for a normally open bit connected in series. AND cannot be directly connected to the bus bar, and cannot be used at the beginning of a logic block. If there is no immediate refreshing specification, the specified bit in I/O memory is read. If there is an immediate refreshing specification, the status of the CPU Unit's built-in input terminal is read.


● AND NOT

AND NOT is used for a normally closed bit connected in series. AND NOT cannot be directly connected to the bus bar, and cannot be used at the beginning of a logic block. If there is no immediate refreshing specification, the specified bit in I/O memory is read. If there is an immediate refreshing specification, the status the CPU Unit's built-in input terminals is read.

Precautions

- Differentiate up (@) or differentiate down (%) can be specified for AND. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.
- Immediate refreshing (!) can be specified for AND/AND NOT. An immediate refresh instruction updates the status of the built-in input bit just before the instruction is executed from the CPU Unit.
- For AND, it is possible to combine immediate refreshing and up or down differentiation (!@ or !%). If either of these is specified, the input is refreshed from the Basic Input Unit just before the instruction is executed and the execution condition is turned ON for one cycle only after the status goes from OFF to ON, or from ON to OFF.

Sample program



Instruction	Operand
LD	0.00
AND	0.01
LD	0.02
AND	0.03
LD	0.04
AND NOT	0.05
OR LD	--
AND LD	--
OUT	100.00

OR/OR NOT

Instruction	Mnemonic	Variations	Function code	Function
OR	OR	@OR, %OR, !OR, !@OR, !%OR	---	Takes a logical OR of the ON/OFF status of the specified operand bit and the current execution condition.
OR NOT	OR NOT	@OR NOT, %OR NOT, !OR NOT, !@OR NOT, !%OR NOT	---	Reverses the status of the specified bit and takes a logical OR with the current execution condition.

Symbol	OR	OR NOT

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
---	---	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
OR	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	OK	OK	OK	---
OR NOT	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	OK	OK	OK	---

Flags

There are no flags affected by this instruction.

Function

● OR

OR is used for a normally open bit connected in parallel. A normally open bit is configured to form a logical OR with a logic block beginning with a LOAD or LOAD NOT instruction (connected to the bus bar or at the beginning of the logic block). If there is no immediate refreshing specification, the specified bit in I/O memory is read. If there is an immediate refreshing specification, the status of the CPU Unit's built-in input terminal is read.


● OR NOT

OR NOT is used for a normally closed bit connected in parallel. A normally closed bit is configured to form a logical OR with a logic block beginning with a LOAD or LOAD NOT instruction (connected to the bus bar or at the beginning of the logic block). If there is no immediate refreshing specification, the specified bit in I/O memory is read. If there is an immediate refreshing specification, the status of the CPU Unit's built-in input terminal is read.

Precautions

- Differentiate up (@) or differentiate down (%) can be specified for OR. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.
- Immediate refreshing (!) can be specified for OR/OR NOT. An immediate refresh instruction updates the status of the built-in input bit just before the instruction is executed from the CPU Unit.
- For OR, it is possible to combine immediate refreshing and up or down differentiation (!@ or !%). If either of these is specified, the input is refreshed from the Basic Input Unit just before the instruction is executed and the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON, or from ON to OFF.



Sample program



Instruction	Operand
LD	0.00
AND	0.01
AND	0.02
OR	0.03
AND	0.04
LD	0.05
AND	0.06
OR NOT	0.07
AND LD	--
OUT	100.00

AND LD/OR LD

Instruction	Mnemonic	Variations	Function code	Function
AND LOAD	AND LD	---	---	Takes a logical AND between logic blocks.
OR LOAD	OR LD	---	---	Takes a logical OR between logic blocks.

Symbol	AND LD	OR LD
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Flags


There are no flags affected by this instruction.

Function

● AND LD

AND LD connects in series the logic block just before this instruction with another logic block.


The logic block consists of all the instructions from a LOAD or LOAD NOT instruction until just before the next LOAD or LOAD NOT instruction on the same rungs.



● OR LD

OR LD connects in parallel the logic block just before this instruction with another logic block.

The logic block consists of all the instructions from a LOAD or LOAD NOT instruction until just before the next LOAD or LOAD NOT instruction on the same rungs.



Hint

● AND LD

- Three or more logic blocks can be connected in series using this instruction to first connect two of the logic blocks and then to connect the next and subsequent ones in order. It is also possible to continue placing this instruction after three or more logic blocks and connect them together in series.

● OR LD


- Three or more logic blocks can be connected in parallel using this instruction to first connect two of the logic blocks and then to connect the next and subsequent ones in order. It is also possible to continue placing this instruction after three or more logic blocks and connect them together in parallel.

Precautions

When a logic block is connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus 1. If they do not match, a programming error will occur.

● AND LD

In the following diagram, the two logic blocks are indicated by dotted lines. Studying this example shows that an ON execution condition will be produced when either of the execution conditions in the left logic block is ON (i.e., when either CIO 0.00 or CIO 0.01 is ON) and either of the execution conditions in the right logic block is ON (i.e., when either CIO 0.02 is ON or CIO 0.03 is OFF).




Coding

Instruction	Operand
LD	0.00
OR	0.01
LD	0.02
OR NOT	0.03
AND LD	---
OUT	100.00

Second LD: Used for first bit of next block connected in series to previous block.

● OR LD

The following diagram requires an OR LOAD instruction between the top logic block and the bottom logic block. An ON execution condition would be produced either when CIO 0.00 is ON and CIO 0.01 is OFF or when CIO 0.02 and CIO 0.03 are both ON. The operation and mnemonic code for the OR LOAD instruction is exactly the same as those for a AND LOAD instruction except that the current execution condition is ORed with the last unused execution condition.




Coding

Instruction	Operand
LD	0.00
AND NOT	0.01
LD	0.02
AND	0.03
OR LD	---
OUT	100.01

Second LD: Used for first bit of next block connected in series to previous block.

Sample program

● AND LD



Coding Example (1)


Instruction	Operand
LD	0.00
OR NOT	0.01
LD NOT	0.02
OR	0.03
AND LD	---
LD	0.04
OR	0.05
AND LD	---
.	.
.	.
OUT	100.00

Coding Example (2)

Instruction	Operand
LD	0.00
OR NOT	0.01
LD NOT	0.02
OR	0.03
LD	0.04
OR	0.05
.	.
.	.
AND LD	---
AND LD	---
.	.
.	.
OUT	100.00

- The AND LOAD instruction can be used repeatedly. In programming method (2) above, however, the number of AND LOAD instructions becomes one less than the number of LOAD and LOAD NOT instructions before that.
- In method (2), make sure that the total number of LOAD and LOAD NOT instructions before AND LOAD is not more than eight.
- To use nine or more, program using method (1).
- If there are nine or more with method (2), then a program error will occur during the program check by the Peripheral Device.

● OR LD



Coding Example (1)

Instruction	Operand
LD	0.00
AND NOT	0.01
LD NOT	0.02
AND NOT	0.03
OR LD	---
LD	0.04
AND	0.05
OR LD	---
.	.
.	.
OUT	100.01


Coding Example (2)

Instruction	Operand
LD	0.00
AND NOT	0.01
LD NOT	0.02
AND NOT	0.03
LD	0.04
AND	0.05
.	.
.	.
OR LD	---
OR LD	---
.	.
.	.
OUT	100.01

- The OR LOAD instruction can be used repeatedly. In programming method (2) above, however, the number of OR LOAD instructions becomes one less than the number of LOAD and LOAD NOT instructions before that.
- In method (2), make sure that the total number of LOAD and LOAD NOT instructions before OR LOAD is not more than eight.
- To use nine or more, program using method (1).
- If there are nine or more with method (2), then a program error will occur during the program check by the Peripheral Device.

NOT

Instruction	Mnemonic	Variations	Function code	Function
NOT	NOT	---	520	Reverses the execution condition.

Symbol	NOT
	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Flags

There are no flags affected by NOT(520).


Function

NOT(520) is placed between an execution condition and another instruction to invert the execution condition.

Precautions

NOT(520) is an intermediate instruction, i.e., it cannot be used as a right-hand instruction. Be sure to program a right-hand instruction after NOT(520).

Sample program





NOT(520) reverses the execution condition in the following example.

0.00	0.01	0.02	100.00
1	1	1	0
1	1	0	0
1	0	1	1
0	1	1	0
1	0	0	1
0	1	0	1
0	0	1	1
0	0	0	1

UP/DOWN

Instruction	Mnemonic	Variations	Function code	Function
CONDITION ON	UP	---	521	UP(521) turns ON the execution condition for the next instruction for one cycle when the execution condition it receives goes from OFF to ON.
CONDITION OFF	DOWN	---	522	DOWN(522) turns ON the execution condition for the next instruction for one cycle when the execution condition it receives goes from ON to OFF.

Symbol	UP	DOWN
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Flags

There are no flags affected by UP(521) and DOWN(522).

Function

● UP

UP(521) is placed between an execution condition and another instruction to turn the execution condition into an up-differentiated condition. UP(521) causes the connecting instruction to be executed just once when the execution condition goes from OFF to ON.

● DOWN


DOWN(522) is placed between an execution condition and another instruction to turn the execution condition into a down-differentiated condition. DOWN(522) causes the connecting instruction to be executed just once when the execution condition goes from ON to OFF.

Precautions

- The operation of UP(521) and DOWN(522) depends on the execution condition for the instruction as well as the execution condition for the program section when it is programmed in an interlocked program section, a jumped program section, or a subroutine.
- The operation of UP(521) and DOWN(522) will not be consistent if the same subroutine is executed more than once in the same cycle.
- An subroutine will not be executed while the input condition for the subroutine is OFF. Caution is thus required when using UP(521) and DOWN(522) in a function block definition. For details, refer to information on SBS(091).

Sample program

● UP



LD TST/LD TSTN

Instruction	Mnemonic	Variations	Function code	Function
LOAD BIT TEST	LD TST	---	350	LD TST(350) is used in the program like LD; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.
LOAD BIT TEST NOT	LD TSTN	---	351	LD TSTN(351) is used in the program like LD NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.

Symbol	LD TST	LD TSTN

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
N	Bit number	UINT	1

N: Bit number

The bit number must be between 0000 and 000F hexadecimal or between &0000 and &0015 decimal. Only the rightmost bit (0 to F hexadecimal) of the contents of the word is valid when a word address is specified.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	OFF
Negative Flag	N	OFF

Function

● LD TST

LD TST(350) is used in the program like LD; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.


● LD TSTN

LD TSTN(351) is used in the program like LD NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.


Precautions

- TST(350) and TSTN(351) are intermediate instructions, i.e., they cannot be used as right-hand instructions. Be sure to program a right-hand instruction after TST(350) or TSTN(351).
- LD TST(350) and LD TSTN(351) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming



In the left example, CIO 100.01 is turned ON when bit 3 of D10 is ON.



In the left example, CIO 100.01 is turned ON when bit 3 of D10 is OFF.

AND TST/AND TSTN

Instruction	Mnemonic	Variations	Function code	Function
AND BIT TEST	AND TST	---	350	AND TST(350) is used in the program like AND; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.
AND BIT TEST NOT	AND TSTN	---	351	AND TSTN(351) is used in the program like AND NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.

Symbol	AND TST	AND TSTN

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
N	Bit number	UINT	1

N: Bit number

The bit number must be between 0000 and 000F hexadecimal or between &0000 and &0015 decimal. Only the rightmost bit (0 to F hexadecimal) of the contents of the word is valid when a word address is specified.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	OFF
Negative Flag	N	OFF

Function

● AND TST

AND TST(350) is used in the program like AND; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.


● AND TSTN

AND TSTN(351) is used in the program like AND NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.


Precautions

- TST(350) and TSTN(351) are intermediate instructions, i.e., they cannot be used as right-hand instructions. Be sure to program a right-hand instruction after TST(350) or TSTN(351).
- AND TST(350) and AND TSTN(351) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming



In the left example, CIO 100.01 is turned ON when CIO 0.00 and bit 3 of D10 are both ON.



In the left example, CIO 100.01 is turned ON when CIO 0.00 is ON and bit 5 of D10 is OFF.

OR TST/OR TSTN

Instruction	Mnemonic	Variations	Function code	Function
OR BIT TEST	OR TST	---	350	OR TST(350) is used in the program like OR; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.
OR BIT TEST NOT	OR TSTN	---	351	OR TSTN(351) is used in the program like OR NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.

Symbol	OR TST	OR TSTN

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
N	Bit number	UINT	1

N: Bit number

The bit number must be between 0000 and 000F hexadecimal or between &0000 and &0015 decimal. Only the rightmost bit (0 to F hexadecimal) of the contents of the word is valid when a word address is specified.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	OFF
Negative Flag	N	OFF

Function

● OR TST

OR TST(350) is used in the program like OR; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.


● OR TSTN

OR TSTN(351) is used in the program like OR NOT; the execution condition is OFF when the specified bit in the specified word is ON, and ON when the bit is OFF.


Precautions

- TST(350) and TSTN(351) are intermediate instructions, i.e., they cannot be used as right-hand instructions. Be sure to program a right-hand instruction after TST(350) or TSTN(351).
- OR TST(350) and OR TSTN(351) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming



In the left example, CIO 100.01 is turned ON when CIO 0.00 or bit 3 of D10 is ON.





In the left example, CIO 100.01 is turned ON when CIO 0.00 is ON or bit 3 of D10 is OFF.

Sequence Output Instructions

OUT/OUT NOT

Instruction	Mnemonic	Variations	Function code	Function
OUTPUT	OUT	!OUT	---	Outputs the result (execution condition) of the logical processing to the specified bit.
OUTPUT NOT	OUT NOT	!OUT NOT	---	Reverses the result (execution condition) of the logical processing, and outputs it to the specified bit.

Symbol	OUT	OUT NOT
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
---	---	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
OUT																
OUT NOT	OK	OK	OK	OK	---	---	OK	---	---	---	---	---	OK	---	---	OK

Flags

There are no flags affected by this instruction.

Function

● OUT

If there is no immediate refreshing specification, the status of the execution condition (power flow) is written to the specified bit in I/O memory. If there is an immediate refreshing specification, the status of the execution condition (power flow) is also written to the CPU Unit's built-in output terminal in addition to the output bit in I/O memory.


● OUT NOT

If there is no immediate refreshing specification, the status of the execution condition (power flow) is reversed and written to a specified bit in I/O memory. If there is an immediate refreshing specification, the status of the execution condition (power flow) is reversed and also written to the CPU Unit's built-in output terminal in addition to the output bit in I/O memory.

Hint

- Immediate refreshing (!) can be specified for OUT and OUT NOT. An immediate refresh instruction updates the status of the built-in output terminal just after the instruction is executed for the CPU Unit, at the same time as it writes the status of the execution condition (power flow) to the specified output bit in I/O memory.
- Difference between SET/RSET and OUT
For OUT, the operand bit is turned ON when the input condition turns ON and is turned OFF when the input condition turns OFF. For SET and RSET, the operand bit turns ON or OFF, respectively, when the input condition turns ON and the operand bit does not change when the input condition turns OFF.

Sample program



Instruction	Operand
LD	0.00
OUT	100.00
OUT NOT	100.01

TR

Instruction	Mnemonic	Variations	Function code	Function
TR Bits	TR	---	---	TR bits are used to temporarily retain the ON/OFF status of execution conditions in a program when programming in mnemonic code.

Function

TR bits are used to temporarily retain the ON/OFF status of execution conditions in a program when programming in mnemonic code. They are not used when programming directly in ladder program form because the processing is automatically executed by the Peripheral Device. The following diagram shows a simple application using two TR bits.


Instruction	Operands
LD	0.00
OUT	TR0
AND	0.01
OUT	TR1
AND	0.02
OUT	100.00
LD	TR1
AND	0.03
OUT	100.01
LD	TR0
AND	0.04
OUT	100.02
LD	TR0
AND NOT	100.00
OUT	100.03

Temporary Relay	TR0 to TR15

● Using TR0 to TR15


- TR0 to TR15 are used only with LOAD and OUTPUT instructions.
- There are no restrictions on the order in which the bit addresses are used.
- Sometimes it is possible to simplify a program by rewriting it so that TR bits are not required. The following diagram shows one case in which a TR bit is unnecessary and one in which a TR bit is required.

In instruction block (1), the ON/OFF status at point A is the same as for output CIO 100.00, so AND 0.01 and OUT 100.01 can be coded without requiring a TR bit. In instruction block (2), the status of the branching point and that of output CIO 100.02 are not necessarily the same, so a TR bit must be used. In this case, the number of steps in the program could be reduced by using instruction block (1) in place of instruction block (2).



KEEP

Instruction	Mnemonic	Variations	Function code	Function
KEEP	KEEP	!KEEP	011	Operates like a latching relay.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
R	Bit	BOOL	---

● Operand Specifications



Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
R	OK	OK	OK	OK	---	---	---	---	---	---	---	---	OK	---	---	OK

Flags

No flags are affected by KEEP(011).


Function

When S turns ON, the designated bit will go ON and stay ON until reset, regardless of whether S stays ON or goes OFF. When R turns ON, the designated bit will go OFF. The relationship between execution conditions and KEEP(011) bit status is shown below on the right.




Hint

- KEEP(011) has an immediate refreshing variation (!KEEP(011)). When a CPU Unit built-in output bit has been specified for R in a !KEEP(011) instruction, any changes to R will be refreshed when !KEEP(011) is executed and reflected immediately in the output bit.
- KEEP(011) operates like the self-maintaining bit, but a self-maintaining bit programmed with KEEP(011) requires one less instruction.




Self-maintaining bits programmed with KEEP(011) will maintain status even in an interlock program section, unlike the self-maintaining bit programmed without KEEP(011).




Output bit C will maintain its previous status in an interlock.

Output bit C will be turned OFF in an interlock.

- KEEP(011) can be used to create flip-flops as shown below.






- If a holding bit is used for R, the bit status will be retained even during a power interruption. KEEP(011) can thus be used to program bits that will maintain status after restarting the PLC following a power interruption. An example of this that can be used to produce a warning display following a system shutdown for an emergency situation is shown below.




- The status of I/O Area bits can be retained in the event of a power interruption by turning ON the IOM Hold Bit and setting IOM Hold Bit Hold in the PLC Setup. In this case, I/O Area bits used in KEEP(011) will maintain status after restarting the PLC following a power interruption, just like holding bits. Be sure to restart the PLC after changing the PLC Setup; otherwise the new settings will not be used.

Precautions

- If S and R are ON simultaneously, the reset input takes precedence.
- The set input (S) cannot be received while R is ON.
- Never use an input bit in a normally closed condition on the reset (R) for KEEP(011) when the input device uses an AC power supply. The delay in shutting down the PLC's DC power supply (relative to the AC power supply to the input device) can cause the operand bit of KEEP(011) to be reset. This situation is shown on the right.



Sample program



When CIO 0.00 goes ON in the left example, CIO 100.00 is turned ON. CIO 100.00 remains ON until CIO 0.01 goes ON.

When CIO 0.02 goes ON and CIO 0.03 goes OFF in the left example, CIO 100.01 is turned ON. CIO 100.01 remains ON until CIO 0.04 or CIO 0.05 goes ON.

Coding

Instruction	Operand
LD	0.00
LD	0.01
KEEP (011)	100.00
LD	0.02
AND NOT	0.03
LD	0.04
OR	0.05
KEEP (011)	100.01

Note KEEP(011) is input in different orders on in ladder and mnemonic form. In ladder form, input the set input, KEEP(011), and then the reset input. In mnemonic form, input the set input, the reset input, and then KEEP(011).

DIFU

Instruction	Mnemonic	Variations	Function code	Function
DIFFERENTIATE UP	DIFU	!DIFU	013	DIFU(013) turns the designated bit ON for one cycle when the execution condition goes from OFF to ON (rising edge).

Symbol	DIFU	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
R	Bit	BOOL	---

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
R	OK	OK	OK	OK	---	---	---	---	---	---	---	---	OK	---	---	---

Flags

No flags are affected by DIFU(013).

Function

When the execution condition goes from OFF to ON, DIFU(013) turns R ON. When DIFU(013) is reached in the next cycle, R is turned OFF.



Hint


- UP(521) can be used to execute an instruction for just one cycle when the execution condition goes from OFF → ON.
- DIFU(013) has immediate refreshing variation (!DIFU(013)). When a CPU Unit built-in output bit has been specified for R in this instruction, any changes to R will be refreshed when the instruction is executed and reflected immediately in the output bit.

Precautions

- The operation of DIFU(013) depends on the execution condition for the instruction itself as well as the execution condition for the program section when it is programmed in an interlocked program section, a jumped program section, or a subroutine.
- An subroutine will not be executed while the input condition for the subroutine is OFF. Caution is thus required when using DIFU(013) in a function block definition. For details, refer to information on SBS(091).
- The operation of DIFU(013) will not be consistent if the same subroutine is executed more than once in the same cycle.

Sample program

When CIO 0.00 goes from ON to OFF in the following example, CIO 100.00 is turned ON for one cycle.



DIFD

Instruction	Mnemonic	Variations	Function code	Function
DIFFERENTIATE DOWN	DIFD	!DIFD	014	DIFD(014) turns the designated bit ON for one cycle when the execution condition goes from ON to OFF (falling edge).

Symbol	DIFD	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
R	Bit	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
B	OK	OK	OK	OK	---	---	---	---	---	---	---	OK	---	---	---	

Flags

No flags are affected by DIFD(014).

Function

When the execution condition goes from ON to OFF, DIFD(014) turns R ON. When DIFD(014) is reached in the next cycle, R is turned OFF.



Hint


- DOWN(522) can be used to execute an instruction for just one cycle when the execution condition goes from ON → OFF.
- The operation of DIFD(014) depends on the execution condition for the instruction itself as well as the execution condition for the program section when it is programmed in an interlocked program section, a jumped program section, or a subroutine.
- DIFD(014) has immediate refreshing variation (!DIFD(014)). When a CPU Unit built-in output bit has been specified for R in this instruction, any changes to R will be refreshed when the instruction is executed and reflected immediately in the output bit.

Precautions

- The operation of DIFD(014) will not be consistent if the same function block instance is executed more than once in the same cycle.
- An subroutine will not be executed while the input condition for the subroutine is OFF. Caution is thus required when using DIFD(014) in a function block definition. For details, refer to information on SBS(091).



Sample program

When CIO 0.00 goes from ON to OFF in the following example, CIO 100.00 is turned ON for one cycle.



SET/RSET

Instruction	Mnemonic	Variations	Function code	Function
SET	SET	@SET, %SET, !SET, !@SET, !%SET	---	SET turns the operand bit ON when the execution condition is ON. After this, the specified contact will remain ON regardless of ON/OFF of the input condition.
RESET	RSET	@RSET, %RSET, !RSET, !@RSET, !%RSET	---	RSET turns the operand bit OFF when the execution condition is ON. After this, the specified contact will remain OFF regardless of ON/OFF of the input condition.

Symbol	SET	RSET
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
R	Bit	BOOL	---

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
R	OK	OK	OK	OK	---	---	---	---	---	---	---	OK	---	---	---	


Flags

No flags are affected by SET and RSET.

Function


● SET

SET turns the operand bit ON when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. Use RSET to turn OFF a bit that has been turned ON with SET.



● RSET


RSET turns the operand bit OFF when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. Use SET to turn ON a bit that has been turned OFF with RSET.



Hint

- Differences between OUT/OUT NOT and SET/RSET

The operation of SET differs from that of OUT because the OUT instruction turns the operand bit OFF when its execution condition is OFF. Likewise, RSET differs from OUT NOT because OUT NOT turns the operand bit ON when its execution condition is OFF. For OUT, the operand bit is turned ON when the input condition turns ON and is turned OFF when the input condition turns OFF. For SET and RSET, the operand bit turns ON or OFF, respectively, when the input condition turns ON and the operand bit does not change when the input condition turns OFF.



- The set and reset inputs for a KEEP(011) instruction must be programmed with the instruction, but the SET and RSET instructions can be programmed completely independently. Furthermore, the same bit may be used as the operand in any number of SET or RSET instructions.
- SET and RSET have immediate refreshing variations (!SET and !RSET). When a CPU Unit built-in output bit has been specified for R in one of these instructions, any changes to R will be refreshed when the instruction is executed and reflected immediately in the output bit. If external output is specified for R by !SET (or !RSET), R will be OUT-refreshed as soon as it turns ON (or OFF) (when the instruction is executed). R, which turned ON (or OFF), will remain ON (or OFF) as normal until a RSET instruction (or SET instruction) is executed.

Precautions

- SET and RSET cannot be used to set and reset timers and counters. When SET or RSET is programmed between IL(002) and ILC(003) or JMP(004) and JME(005), the status of the specified bit will not be changed if the program section is interlocked or jumped.

SETA/RSTA

Instruction	Mnemonic	Variations	Function code	Function
MULTIPLE BIT SET	SETA	@SETA	530	SETA(530) turns ON the specified number of consecutive bits.
MULTIPLE BIT RESET	RSTA	@RSTA	531	RSTA(531) turns OFF the specified number of consecutive bits.

Symbol	SETA	RSTA

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
D	Beginning Word	UINT	Variable
N1	Beginning Bit	UINT	1
N2	Number of Bits	UINT	1

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
N1,N2	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags


Operand	Description	Data type
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N1 is not within the specified range of 0000 to 000F (&0 to &15). OFF in all other cases.

Function

● SETA

SETA(530) turns ON N2 bits, beginning from bit N1 of D, and continuing to the left (more-significant bits). All other bits are left unchanged. (No changes will be made if N2 is set to 0.)


Bits turned ON by SETA(530) can be turned OFF by any other instructions, not just RSTA(531).



● **RSTA**

RSTA(531) turns OFF N2 bits, beginning from bit N1 of D, and continuing to the left (more-significant bits). All other bits are left unchanged. (No changes will be made if N2 is set to 0.)

Bits turned OFF by RSTA(531) can be turned ON by any other instructions, not just SETA(530).



Hint

● **SETA**

- SETA(530) can be used to turn ON bits in data areas that are normally accessed by words only, such as the DM areas.



● **RSTA**

- RSTA(531) can be used to turn OFF bits in data areas that are normally accessed by words only, such as the DM areas.

Sample program



● **SETA**

When CIO 0.00 is turned ON in the following example, the 20 bits (0014 hexadecimal) beginning with bit 5 of CIO 100 are turned ON.



● **RSTA**

When CIO 0.00 is turned ON in the following example, the 20 bits (0014 hexadecimal) beginning with bit 3 of CIO 100 are turned OFF.



SETB/RSTB

Instruction	Mnemonic	Variations	Function code	Function
SINGLE BIT SET	SETB	@SETB, !SETB, !@SETB	532	SETB(532) turns ON the specified bit.
SINGLE BIT RESET	RSTB	@RSTB, !RSTB, !@RSTB	533	RSTB(533) turns OFF the specified bit.

Symbol	SETB	RSTB

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
D	Word address	UINT	1
N	Bit number	UINT	1

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---


Flags

Operand	Description	Data type
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N is not within the specified range of 0000 to 000F (&0 to &15). OFF in all other cases.

Function


● SETB

SETB(532) turns ON bit N of word D when the execution condition is ON. The status of the bit is not affected when the execution condition is OFF.



● RSTB

RSTB(533) turns OFF bit N of word D when the execution condition is ON. The status of the bit is not affected when the execution condition is OFF. (Use SETB(532) to turn ON the bit.)




Hint

- Differences between SET/RSET and SETB(532)/RSTB(533)
The instructions operate in the same way when the specified bit is in the CIO, W, H, or A Area. The SETB(532) and RSTB(533) instructions can control bits in the DM Areas, unlike SET and RSET.
- The set and reset inputs for a KEEP(011) instruction must be programmed with the instruction, but the SETB(532) and RSTB(533) instructions can be programmed completely independently. Furthermore, the same bit may be used as the operand in any number of SETB(532) and RSTB(533) instructions.

Precautions

- Bits turned ON by SETB(532) can be turned OFF by any other instruction, not just RSTB(533). Bits turned OFF by RSTB(533) can be turned ON by any other instruction, not just SETB(532).
- SETB(532) and RSTB(533) cannot set/reset timers and counters.
- When SETB(532) or RSTB(533) is programmed between IL(002) and ILC(003) or JMP(004) and JME(005), the status of the specified bit will not be changed if the program section is interlocked or jumped, i.e., when the interlock condition or jump condition is OFF.
- SETB(532) and RSTB(533) have immediate refreshing variations (!SETB(532) and !RSTB(533)). When a CPU Unit built-in output bit has been specified in one of these instructions, any changes to the specified bit will be refreshed when the instruction is executed and reflected immediately in the output bit.
- When a CPU Unit built-in output is specified for bit address N of word D by !SETB (or !RSTB instruction), bit address N of word D which turned ON (or OFF) will be OUT-refreshed at that point (when the instruction is executed). Bit address N of word D which was turned ON (or OFF) remains ON (or OFF) as normal until an RSTB instruction (or SETB instruction) is executed.

Sample program



Sequence Control Instructions

Overview of Interlock Instructions

● Interlock Instructions

The following instruction combinations can be used to interlock outputs in a program section.

- INTERLOCK and INTERLOCK CLEAR (IL(002) and IL(003))
- MULTI-INTERLOCK DIFFERENTIATION HOLD and MULTI-INTERLOCK CLEAR (MILH(517) and MILC(519))*


Note MILH(517) holds the status of the Differentiation Flag, so differentiated instructions that were interlocked are executed after the interlock is cleared.

- MULTI-INTERLOCK DIFFERENTIATION RELEASE and MULTI-INTERLOCK CLEAR (MILR(518) and MILC(519))*

Note MILR(518) does not hold the status of the Differentiation Flag, so differentiated instructions that were interlocked are not executed after the interlock is cleared.

● Differences between Interlocks and Multiple Interlocks

Regular interlocks (IL(002) and IL(003)) cannot be nested, but multiple interlocks (MILH(517), MILR(518), and MILC(519)) can be nested. Ladder programming can be simplified by nesting multiple interlocks, as shown in the following diagram.



● **Differences between MILH(517) and MILR(518)**

Differentiated instructions (DIFU, DIFD, or instructions with a @ or % prefix) operate differently in interlocks created with MILH(517) and MILR(518).


The operation of differentiated instructions in an interlock created with MILH(517) is identical to the operation in an interlock created with IL(002).

For details, refer to *MULTI-INTERLOCK DIFFERENTIATION HOLD, MULTI-INTERLOCK DIFFERENTIATION RELEASE, and MULTI-INTERLOCK CLEAR: MILH(517), MILR(518), and MILC(519)*.

● **Precautions**


Do not combine interlocks created with different interlock instructions (IL-ILC, MILH-MILC, and MILR-MILC). The interlocks may not operate properly if different interlock methods are used together. For details on combining instructions, refer to *MULTI-INTERLOCK DIFFERENTIATION HOLD, MULTI-INTERLOCK DIFFERENTIATION RELEASE, and MULTI-INTERLOCK CLEAR: MILH(517), MILR(518), and MILC(519)*.

For example, an MILH(517) instruction cannot be inserted between IL(002) and ILC(003).



Note The different interlocks (IL-ILC, MILH-MILC, and MILR-MILC) can be used together as long as the interlocked program sections do not overlap.

For example, all three interlock methods can be used without overlapping, as shown in the following diagram.



● Differences between Interlocks and Jumps

The following table shows the differences between interlocks (created with IL(002)/ILC(003), MILH(517)/MILC(519), or MILR(518)/MILC(519)) and jumps created with JMP(004)/JME(005).

Item	Treatment in IL(002)/ILC(003), MILH(517)/MILC(519), or MILR(518)/MILC(519)	Treatment in JMP(004)/JME(005)
Instruction execution	Except OUT, OUT NOT, and timer instructions, all instructions are not executed.	No instructions are executed.
Output status in instructions	Except for outputs in OUT, OUT NOT, and timer instructions, all outputs retain their previous status.	All outputs retain their previous status.
Bits in OUT, OUT NOT	OFF	All outputs retain their previous status.
Status of timer instructions (except TTIM(087), TTIMX(555), MTIM(543), and MTIMX(554))	Reset	Operating timers (TIM, TIMX(550), TIMH(015), TIMHX(551), TMHH(540), TMHHX(552) only) continue timing because the PVs are updated even when the timer instruction is not being executed.

END

Instruction	Mnemonic	Variations	Function code	Function
END	END	---	001	Indicates the end of a program.

Symbol	END

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	Not allowed	Not allowed	OK

Flags

There are no flags affected by this instruction.

Function

END(001) completes the execution of a program for that cycle. No instructions written after END(001) will be executed.

Precautions

- Always place END(001) at the end of each program. A programming error will occur if there is not an END(001) instruction in the program.

NOP

Instruction	Mnemonic	Variations	Function code	Function
NO OPERATION	NOP	---	000	This instruction has no function.

Symbol	NOP
	(There is no ladder symbol associated with NOP(000).)

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Flags

No flags are affected by NOP(000).

Function



- No processing is performed for NOP(000), but this instruction can be used to set aside lines in the program where instructions will be inserted later.
- NOP(000) can only be used with mnemonic displays, not with ladder programs.

Hint

- When the instructions are inserted later, there will be no change in program addresses.

IL/ILC

Instruction	Mnemonic	Variations	Function code	Function
INTERLOCK	IL	---	002	Interlocks all outputs between IL(002) and ILC(003) when the execution condition for IL(002) is OFF.
INTERLOCK CLEAR	ILC	---	003	Indicates the end of the interlock range.

Symbol	IL	ILC
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	Not allowed	OK	OK

Flags

There are no flags affected by this instruction.


Function

When the execution condition for IL(002) is OFF, the outputs for all instructions between IL(002) and ILC(003) are interlocked. When the execution condition for IL(002) is ON, the instructions between IL(002) and ILC(003) are executed normally.

The following table shows the treatment of various outputs in an interlocked section between IL(002) and ILC(003).


Instruction	Treatment
Bits specified in OUT, OUT NOT	OFF
TIM, TIMX(550), TIMH(015), TIMHX(551), TMHH(540), TMHHX(552), TIML(542), and TIMXL(553)	Completion Flag PV
	Time set value (reset)
Bits/words specified in all other instructions (See note.)	Retain previous status.

Note Bits and words in all other instructions including TTIM(087), TTIMX(555), SET, RSET, CNT, CNTX(546), CNTR(012), CNTRX(548), SFT, and KEEP(011) retain their previous status.




Hint

- If there are bits which you want to remain ON in an interlocked program section, set these bits to ON with SET just before IL(002).
- It is often more efficient to switch a program section with IL(002) and ILC(003). When several processes are controlled with the same execution condition, it takes fewer program steps to put these processes between IL(002) and ILC(003).




Precautions

- The cycle time is not shortened when a section of the program is interlocked because the interlocked instructions are executed internally.
- In general, IL(002) and ILC(003) are used in pairs, although it is possible to use more than one IL(002) with a single ILC(003) as shown in the following diagram. If IL(002) and ILC(003) are not paired, an error message will appear when the program check is performed but the program will be executed properly.



Execution condition		Program section	
a	b	A	B
OFF	ON	Interlocked	Interlocked
OFF	OFF	Interlocked	Interlocked
ON	OFF	Not interlocked	Interlocked
ON	ON	Not interlocked	Not interlocked

- IL(002) and ILC(003) cannot be nested, as in the following diagram. (Use MILH(517)/MILR(518) and MILC(519) when it is necessary to nest interlocks.)




● Operation of Differentiated Instructions

If there is a differentiated instruction (DIFU, DIFD, or instruction prefixed by @ or %) between IL(002) and ILC(003) instructions, that instruction will be executed when the interlock is cleared if the differentiation condition of the instruction is satisfied by means of a change in the input condition between starting and clearing of the interlock.

Example:


When a DIFFERENTIATE UP (DIFU(013)) instruction is used and the input condition is OFF when the interlock starts and ON when the interlock is cleared, the DIFFERENTIATE UP (DIFU(013)) instruction will be executed when the interlock is cleared.



Reference:


An IL(002) instruction operates in the same way as an MILH(517) instruction in relation to differentiated instruction operation.

Timing Chart



Sample program

When CIO 0.00 is OFF in the right example, all outputs between IL(002) and ILC(003) are interlocked. When CIO 0.00 is ON in the right example, the instructions between IL(002) and ILC(003) are executed normally.



MILH/MILR/MILC

Instruction	Mnemonic	Variations	Function code	Function
MULTI-INTERLOCK DIFFERENTIATION HOLD	MILH	---	517	Interlocks all outputs between MILH(517) and MILC(519) when the execution condition for MILH(517) is OFF.
MULTI-INTERLOCK DIFFERENTIATION RELEASE	MILR	---	518	Interlocks all outputs between MILR(518) and MILC(519) when the execution condition for MILR(518) is OFF.
MULTI-INTERLOCK CLEAR	MILC	---	519	Indicates the end of a multi-interlock range by means of an MILH or MILR instruction with the same interlock number.

Symbol	MILH	MILR	MILC
	<p>N: Interlock Number D: Interlock Status Bit</p>	<p>N: Interlock Number D: Interlock Status Bit</p>	<p>N: Interlock Number</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	Not allowed	OK	OK

Operands

Operand	Description	Data type	Size
N	Interlock number	--	1
D	Interlock status bit	BOOL	--

N: Interlock Number

The interlock number must be between 0 and 15. Match the interlock number of the MILH(517) (or MILR(518)) instruction with the same number in the corresponding MILC(519) instruction. The interlock numbers can be used in any order.

D: Interlock Status Bit

- ON when the program section is not interlocked.
- OFF when the program section is interlocked.

When the interlock is engaged, the Interlock Status Bit can be force-set to release the interlock. Conversely, when the interlock is not engaged, the Interlock Status Bit can be force-reset to engage the interlock.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
D	OK	OK	OK	OK	---	---	---	---	---	---	---	OK	---	---	---	

Flags

Name	Label	Operation
Error Flag	P_ER	OFF

Function

When the execution condition for MILH(517) (or MILR(518)) with interlock number N is OFF, the outputs for all instructions between that MILH(517)/MILR(518) instruction and the next MILC(519) with interlock number N are interlocked.

When the execution condition for MILH(517) (or MILR(518)) with interlock number N is ON, the instructions between that MILH(517)/MILR(518) instruction and the next MILC(519) with interlock number N are executed normally.


● Interlock Status

The following table shows the treatment of various outputs in an interlocked section between MILH(517)/MILR(518) instruction and the next MILC(519).

Instruction		Treatment
Bits specified in OUT, OUT NOT		OFF
TIM, TIMX(550), TIMH(015), TIMHX(551), TMHH(540), TMHHX(552), TIML(542), and TIMXL(553)	Completion Flag	OFF (reset)
	PV	Time set value (reset)
Bits/words specified in all other instructions (See note.)		Retain previous status.

Note Bits and words in all other instructions including TTIM(087), TTIMX(555), SET, RSET, CNT, CNTX(546), CNTR(012), CNTRX(548), SFT, and KEEP(011) retain their previous status.

The MILH(517)/MILR(518) instruction turns OFF the Interlock Status Bit (operand D) when the interlock is engaged and turns ON the bit when the interlock is not engaged. Consequently, the Interlock Status Bit can be monitored to check whether or not the interlock for a given interlock number is engaged.




● Nesting

Interlocks are nested when an interlocked program section (MILH(517)/MILR(518) and MILC(519) combination) is placed within another interlocked program section (MILH(517)/MILR(518) and MILC(519) combination). Interlocks can be nested up to 16 levels.


Nesting can be used for the following kinds of applications.

Example 1

Interlocking the entire program with one condition and interlocking a part of the program with another condition (1 nesting level)




- A1 and A2 are interlocked when the Emergency Stop Button is ON.
- A2 is interlocked when Conveyor RUN is OFF.




Example 2

Interlocking the entire program with one condition and interlocking two overlapping parts of the program with other conditions (2 nesting levels)



- A1, A2, and A3 are interlocked when the Emergency Stop Button is ON.
- A2 and A3 are interlocked when Conveyor RUN is OFF.
- A3 is interlocked when Arm RUN is OFF.



● Differences between MILH(517) and MILR(518)

Differentiated instructions (DIFU, DIFD, or instructions with a @ or % prefix) operate differently in interlocks created with MILH(517) and MILR(518).

When a program section is interlocked with MILR(518), a differentiated instruction will not be executed when the interlock is cleared even if the differentiation condition was activated during the interlock (comparing the status of the execution condition when the interlock started to its status when the interlock was cleared).

When a program section is interlocked with MILH(517), a differentiated instruction will be executed when the interlock is cleared if the differentiation condition was activated during the interlock (comparing the status of the execution condition when the interlock started to its status when the interlock was cleared).

Instruction	Operation of Differentiated Instructions
MILH(517) MULTI-INTERLOCK DIFFERENTIATION HOLD	A differentiated instruction (DIFU, DIFD, or instruction with a @ or % prefix) will be executed after the interlock is cleared if the differentiation condition of the instruction was established while the instruction was interlocked. (The status of the execution condition when the interlock started is compared to its status when the interlock was cleared.)
MILR(518) MULTI-INTERLOCK DIFFERENTIATION RELEASE	A differentiated instruction (DIFU, DIFD, or instruction with a @ or % prefix) will not be executed after the interlock is cleared even if the differentiation condition of the instruction was established while the instruction was interlocked.

● Operation of Differentiated Instructions in an MILH(517) Interlock


If there is a differentiated instruction (DIFU, DIFD, or instruction with a @ or % prefix) between MILH(517) and the corresponding MILC(519), that instruction will be executed after the interlock is cleared if the differentiation condition of the instruction was established.

In the same way, a differentiated instruction will be executed if its execution condition is established at the same time that the interlock is started or cleared.


Many other conditions in the program may cause the differentiation condition to be reset even if it was established during the interlock. In this case, the differentiation instruction will not be executed when the interlock is cleared.

Example

When a DIFFERENTIATE UP (DIFU(013)) instruction is being used and the input condition is OFF when the interlock starts and ON when the interlock is cleared, DIFU(013) will be executed when the interlock is cleared. (Differentiated instructions operate the same in the MILH(517) interlock as they would in an IL(002) interlock.)



Timing chart




● **Operation of Differentiated Instructions in an MILR(518) Interlock**

If there is a differentiated instruction (DIFU, DIFD, or instruction with a @ or % prefix) between MILR(518) and the corresponding MILC(519), that instruction will not be executed after the interlock is cleared even if the differentiation condition of the instruction was established.


In the same way, a differentiated instruction will not be executed if its execution condition is established at the same time that the interlock is started or cleared.

Example

When a DIFFERENTIATE UP (DIFU(013)) instruction is being used and the input condition is OFF when the interlock starts and ON when the interlock is cleared, DIFU(013) will not be executed when the interlock is cleared.




Timing chart




● **Controlling Interlock Status from a Programming Device**

An interlock can be engaged or released manually by force-resetting or force-setting the Interlock Status Bit (specified with operand D of MILH(517) and MILR(518)) from a Programming Device. The forced status of the Interlock Status Bit has priority and overrides the interlock status calculated by program execution.

Force-set: Releases the interlock.




Force-reset: Engages the interlock.




Hint

- The cycle time is not shortened when a section of the program is interlocked by MILH(517) or MILR(518) because the interlocked instructions are executed internally.
- When nesting interlocks, assign interlock numbers so that the nested program section does not exceed the outer program section.




Execution condition		Program section		
a	b	A1	A2	A3
OFF	ON	Interlocked	Interlocked	Interlocked
	OFF	Interlocked	Interlocked	Interlocked
ON	OFF	Not interlocked	Interlocked	Interlocked
	ON	Not interlocked	Not interlocked	Not interlocked


- Other instructions can be input between the MILC(519) instructions, as shown in the following diagram.




- If there is an ILC(003) instruction between an MILH(517) and MILC(519) pair, the program section between MILH(517) and ILC(003) will be interlocked.



- If there is an ILC(003) instruction between an MILR(518) and MILC(519) pair, the ILC(003) instruction will be ignored and the full program section between MILR(518) and MILC(519) will be interlocked.




- If there is another MILH(517) or MILR(518) instruction with the same interlock number between an MILH(517) and MILC(519) pair and the first MILH(517) instruction's interlock is engaged, the second MILH(517)/MILR(518) will not operate.
- If there is another MILH(517) or MILR(518) instruction with the same interlock number between an MILH(517) and MILC(519) pair and the first MILH(517) instruction's interlock is not engaged, the second MILH(517)/MILR(518) will operate normally.




Note The MILR(518) interlocks operate in the same way if there is another MILH(517) or MILR(518) instruction with the same interlock number between an MILR(518) and MILC(519) pair.


- If there is an MILC(519) instruction with a different interlock number between an MILH(517)/MILR(518) and MILC(519) pair, that MILC(519) instruction will be ignored.




- If there is an MILH(517) instruction between an IL(002) and ILC(003) pair and the IL(002) interlock is engaged, the MILH(517) instruction has no effect. In this case, the program section between IL(002) and ILC(003) will be interlocked. If the IL(002) interlock is not engaged and the MILH(517) instruction's execution condition (b in this case) is OFF, the program section between MILH(517) and ILC(003) will be interlocked.



- If there is an MILC(519) instruction between an IL(002) and ILC(003) pair, that MILC(519) instruction will be ignored and the entire program section between IL(002) and ILC(003) will be interlocked.




- Program operation can be switched more efficiently by using interlocks with MILH(517) or MILR(518). Instead of switching processing with compound conditions, insert an MILH(517) or MILR(518) instruction before each process and an MILC(519) instruction after each process.




- Unlike the IL(002) interlocks, MILH(517) and MILR(518) interlocks can be nested, so the operation of similar programs will be different if MILH(517) or MILR(518) is used instead of ILC(002).

- Program with MILH(517)/MILC(519) Interlocks



Execution condition		Program section		
a	b	A1	A2	A3
OFF	ON	Interlocked	Interlocked	Not interlocked
	OFF			
ON	OFF	Not interlocked	Interlocked	Not interlocked
ON	ON	Not interlocked	Not interlocked	Not interlocked

- Program with IL(002)/ILC(003) Interlocks



Execution condition		Program section		
a	b	A1	A2	A3
OFF	ON	Interlocked	Interlocked	Not interlocked (Not controlled by the IL(002)/ILC(003) interlock.)
	OFF			
ON	OFF	Not interlocked	Interlocked	
ON	ON	Not interlocked	Not interlocked	


- If there are bits which you want to remain ON in a program section interlocked by MILH(517) or MILR(518), set these bits to ON with SET just before the MILH(517) or MILR(518) instruction.

Sample program

When W0.00 and W0.01 are both ON, the instructions between MILH(517) with interlock number 0 and MILC(519) with interlock number 0 are executed normally.

When W0.00 is OFF, the instructions between MILH(517) with interlock number 0 and MILC(519) with interlock number 0 are interlocked.

When W0.00 is ON and W0.01 are OFF, the instructions between MILH(517) with interlock number 1 and MILC(519) with interlock number 1 are interlocked. The other instructions are executed normally.



JMP/CJP/JME

Instruction	Mnemonic	Variations	Function code	Function
JUMP	JMP	---	004	When the execution condition for JMP(004) is OFF, program execution jumps directly to the first JME(005) in the program with the same jump number.
CONDITIONAL JUMP	CJP	---	510	When the execution condition for CJP(510) is ON, program execution jumps directly to the first JME(005) in the program with the same jump number.
JUMP END	JME	---	005	Indicates the end position of a jump by JMP or CJP instruction.

Symbol	JMP	JME
	CJP	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	Not allowed	OK	OK

Operands

Operand	Description	Data type	Size
N	Jump number	UINT	1

N: Jump Number

The jump number must be 0000 to 007F (&0 to &127 decimal).

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
JMP/CJP	N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
JME	N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	

Flags

● JMP/CJP

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N is not within the specified range of 0000 to 007F. ON if there is a JMP(004) in the program without a JME(005) with the same jump number. OFF in all other cases.

● JME


There are no flags affected by this instruction.

Function

● JMP

When the execution condition for JMP(004) is ON, no jump is made and the program is executed consecutively as written.


When the execution condition for JMP(004) is OFF, program execution jumps directly to the first JME(005) in the program with the same jump number. The instructions between JMP(004) and JME(005) are not executed, so the status of outputs between JMP(004) and JME(005) is maintained. In block programs, the instructions between JMP(004) and JME(005) are skipped regardless of the status of the execution condition.



● CJP

When the execution condition for CJP(510) is OFF, no jump is made and the program is executed consecutively as written.

When the execution condition for CJP(510) is ON, program execution jumps directly to the first JME(005) in the program with the same jump number.



Hint


- Because all of instructions between JMP(004)/CJP(510) and JME(005) are skipped when the execution condition for JMP(004) is OFF, the cycle time is reduced by the total execution time of the skipped instructions. In contrast, processing time equivalent to NOP(000) processing is required for instructions between JMP0(515) and JME0(516), so the cycle time is not reduced as much with those jump instructions.
- The following table compares the various jump instructions.

Item	JMP(004) JME(005)	CJP(510) JME(005)
Execution condition for jump	OFF	ON
Number allowed	128	
Instruction processing when jumped	Not executed.	
Instruction execution time when jumped	None	
Status of outputs (bits and words) when jumped	Bits and words maintain their previous status.	
Status of operating timers when jumped	Operating timers continue timing.	
Processing in block programs	Always jump.	Jump when ON.

Precautions


- All of the outputs (bits and words) in jumped instructions retain their previous status. Operating timers (TIM, TIMX(550), TIMH(015), TIMHX(551), TMHH(540) and TMHHX(552)) continue timing because the PVs are updated even when the timer instruction is not being executed.

- When there are two or more JME(005) instructions with the same jump number, only the instruction with the lower address will be valid. The JME(005) with the higher program address will be ignored.
- CJP(510) jumps to the first JME(005) when the execution condition is ON and JMP(004) jumps to the first JME(005) when the execution condition is OFF.
- When JME(005) precedes JMP(004)/CJP(510) in the program, the instructions between JME(005) and JMP(004)/CJP(510) will be executed repeatedly as long as the execution condition for JMP(004)/CJP(510) is OFF. A Cycle Time Too Long error will occur if the execution condition is not turned ON or END(001) is not executed within the maximum cycle time.
- The operation of DIFU(013), DIFD(014), and differentiated instructions is not dependent solely on the status of the execution condition when they are programmed between JMP(004)/CJP(510) and JME(005). When DIFU(013), DIFD(014), or a differentiated instruction is executed in an jumped section immediately after the execution condition for the JMP(004)/CJP(510) has gone ON, the execution condition for the DIFU(013), DIFD(014), or differentiated instruction will be compared to the execution condition that existed before the jump became effective (i.e., before the execution condition for JMP(004) went OFF).



Sample program

When CIO 0.00 is OFF in the right example, the instructions between JMP(004) and JME(005) are not executed and the outputs maintain their previous status.
When CIO 0.00 is ON in the right example, the instructions between JMP(004) and JME(005) are executed normally.



FOR/NEXT

Instruction	Mnemonic	Variations	Function code	Function
---	FOR	---	512	The instructions between FOR(512) and NEXT(513) are repeated a specified number of times.
	NEXT	---	513	

Symbol	FOR	NEXT

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	---	OK	OK

Operands

Operand	Description	Data type	Size
N	Number of loops	UINT	1

N: Number of loops

The number of loops must be 0000 to FFFF (0 to 65,535 decimal).

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if more than 15 loops are nested. OFF in all other cases.
Equals Flag	P_EQ	OFF
Negative Flag	P_N	OFF

Function

The instructions between FOR(512) and NEXT(513) are executed N times and then program execution continues with the instruction after NEXT(513). The BREAK(514) instruction can be used to cancel the loop.

If N is set to 0, the instructions between FOR(512) and NEXT(513) are processed as NOP(000) instructions. Loops can be used to process tables of data with a minimum amount of programming.




Hint

There are two ways to repeat a program section until a given execution condition is input.

- **FOR-NEXT Loop with BREAK**
Start a FOR-NEXT loop with a maximum of N repetitions. Program BREAK(514) within the loop with the desired execution condition. The loop will end before N repetitions if the execution condition is input.
- **JME(005)-JMP(004) Loop**
Program a loop with JME(005) before JMP(004). The instructions between JME(005) and JMP(004) will be executed repeatedly as long as the execution condition for JMP(004) is OFF. (A Cycle Time Too Long error will occur if the execution condition is not turned ON or END(001) is not executed within the maximum cycle time.)

Precautions


- Program FOR(512) and NEXT(513) in the same task. Execution will not be repeated if these instructions are not in the same task.
- If a loop repeats in one cycle and a differentiated instruction is used in the FOR-NEXT loop, that instruction will be executed only once. It is not executed the number of loops.
 - UP(521),DOWN(522)
 - DIFU(013),DIFD(014)
 - Differentiated up instruction(Differentiation variation:@)
 - Differentiated down instruction(Differentiation variation:%)
- FOR-NEXT loops can be nested up to 15 levels.



In the example above, program sections A, B, and C are executed as follows:


A → B → B → C, A → B → B → C, and A → B → B → C

- Use BREAK(514) to escape from a FOR-NEXT loop. Several BREAK(514) instructions (the number of levels nested) are required to escape from nested loops.
- The remaining instructions in the loop after BREAK(514) are processed as NOP(000) instructions.




- A jump instruction such as JMP(004) may be executed within a FOR-NEXT loop, but do not jump beyond the FOR-NEXT loop.
- The following instructions cannot be used within FOR-NEXT loops:
 - STEP DEFINE and STEP START: STEP(008)/SNXT(009)

Sample program




In the left example, the looped program section transfers the content of D100 to the address indicated in D200 and then increments the content of D200 by 1.



BREAK

Instruction	Mnemonic	Variations	Function code	Function
BREAK LOOP	BREAK	---	514	Programmed in a FOR-NEXT loop to cancel the execution of the loop for a given execution condition. The remaining instructions in the loop are processed as NOP(000) instructions.

Symbol	BREAK
	

Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	---	OK	OK

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	OFF
Negative Flag	P_N	OFF

Function

Program BREAK(514) between FOR(512) and NEXT(513) to cancel the FOR-NEXT loop when BREAK(514) is executed. When BREAK(514) is executed, the rest of the instructions up to NEXT(513) are processed as NOP(000).



Precautions

- A BREAK(514) instruction cancels only one loop, so several BREAK(514) instructions (the number of levels nested) are required to escape from nested loops.
- BREAK(514) can be used only in a FOR-NEXT loop.

Timer and Counter Instructions

Refresh Methods for Timer/Counter PV

● Overview

There are two PV refresh methods for instructions related to timer/counters, “BCD” and “BINARY”.

Method	Description	Setting range	Set value
BCD	Sets the timer set value in BCD.	0~9.999	#0000~9999
Binary	Sets the timer set value in BINARY.	0~65.535	&0~65535 or #0000~FFFF

The PLC Setup for all of the timer/counter-related instructions. The refresh method is valid also when setting an SV indirectly (i.e., using the contents of memory word). (That is, the contents of the addressed word is taken as either BCD or binary data according to the refresh method that is set.)

● Applicable Instructions

Classification	Instruction	Mnemonic	
		BCD	Binary
Timer/counter instructions	HUNDRED-MS TIMER	TIM	TIMX(550)
	TEN-MS TIMER	TIMH(015)	TIMHX(551)
	ONE-MS TIMER	TMHH(540)	TMHHX(552)
	ACCUMULATIVE TIMER	TTIM(087)	TTIMX(555)
	LONG TIMER	TIML(542)	TIMLX(553)
	COUNTER	CNT	CNTX(546)
	REVERSIBLE COUNTER	CNTR(012)	CNTRX(548)
	RESET TIMER/COUNTER	CNR(545)	CNRX(547)

● Setting method for PV refresh

BCD and binary PV refreshing can both be used in the same project. The setting of the PV refresh method in the PLC Setup will be ignored.

● Basic Timer Specifications

Item	TIM/TIMX (550)	TIMH(015)/TIMHX(551)	TMHH(540)/TMHHX(552)	TTIM(087)/TTIMX(555)	TIML(542)/TIMLX(553)
Timing method	Decrementing	Decrementing	Decrementing	Incrementing	Decrementing
Timing units	100 ms	10 ms	1 ms	100 ms	100 ms
Maximum SV	TIM: 999.9 s TIMX: 6,553.5 s	TIMH: 99.99 s TIMHX: 655.35 s	TMHH: 9.999 s TMHHX: 65.535 s	TTIM: 999.9 s TTIMX: 6,553.5 s	TIML: 115 days TIMLX: 49,710 days
Outputs/instruction	1	1	1	1	1
Timer numbers	Used	Used	Used	Used	Not used
Completion Flag refreshing	When the instruction is executed	When the instruction is executed	When the instruction is executed	When the instruction is executed	When the instruction is executed
Timer PV refreshing (See note)	When the instruction is executed	When the instruction is executed	When the instruction is executed	When the instruction is executed	When the instruction is executed
Value after reset	Completion Flags	OFF	OFF	OFF	OFF
	PVs	SV	SV	SV	0

● Operating Mode

Item	TIM/TIMX (550)	TIMH(015)/ TIMHX(551)	TMHH(540)/ TMHHX(552)	TTIM(087)/ TTIMX(555)	TIML(542)/ TIMLX(553)
Operating mode change	PV = 0 Completion Flag = OFF				---
Power interrupt/reset	PV = 0 Completion Flag = OFF				---
Execution of CNR(545)/CNRX(547)	Binary: PV = FFFF, Completion Flag = OFF BCD: PV = FFFF or 9999, Completion Flag = OFF				Not applicable
Operation in jumped program section (JMP(004)-JME(005))	Operating timers continue timing.			Timer status is maintained.	
Operation in interlocked program section (IL(002)-ILC(003))	PV = SV Completion Flag = OFF			Timer status maintained.	PV = SV Completion Flag = OFF
Forced set	Completion Flag	ON			---
	PVs	Set to 0.			---
Forced reset	Completion Flags	OFF			---
	PVs	Reset to SV.		Set to 0.	---


● Example Timer and Counter Applications

Example 1: Long-term Timers

The following program examples show three ways to create long-term timers with standard TIM and CNT instructions.


1) Two TIM Instructions

In this example, two TIM instructions are combined to make a 30-minute timer.



2) TIM and CNT Instructions


In this example, a TIM instruction and a CNT instruction are combined to make a 500-second timer. TIM 0001 generates a pulse every 5 s and CNT 0002 counts these pulses. The set value for this combination is the timer interval × counter SV. In this case, the timer SV would be 5 s × 100 = 500 s. With this combination, the long-term timer's PV is actually the PV of a counter, which is maintained through power interruptions.



3) Clock Pulse and CNT Instruction


In this example, a CNT instruction counts the pulses from the 1-s clock pulse to make a 700-second timer.

If the First Cycle Flag (A200.11) is ORed with the counter's reset input (CIO 0.01), the counter's PV will be reset to the SV (0700) when program execution begins rather than resuming the count from the previous PV.



Example 2: Two-stage Counter


When an SV higher than 9999 is required, two counters can be combined as shown in the following example. In this case, two CNT instructions are combined to make a BCD counter with an SV of 20,000.




Instruction	Operands
LD	0.00
AND	0.01
LD NOT	0.02
OR	C0001
OR	C0002
CNT	1
	#0100
LD	C0001
LD NOT	0.02
CNT	2
	#0200
LD	C0002
OUT	100.03

Example 3: ON/OFF Delay

In this example two TIM timers are combined with KEEP(011) to make an ON delay and an OFF delay. CIO 5.00 will be turned ON 5.0 seconds after CIO 0.00 goes ON and it will be turned OFF 3.0 seconds after CIO 0.00 goes OFF.




Instruction	Operands
LD	0.00
TIM	1
	#0050
LD	5.00
LD NOT	0.00
TIM	2
	#0030
LD	T0001
LD	T0002
KEEP(011)	100.05



Example 4: One-shot Bit

A TIM timer can be combined with OUT or OUT NOT to control how long a particular bit is ON or OFF. In this example, CIO 2.04 will be ON for 1.5 seconds (the SV of T0001) after CIO 0.00 goes ON.




Instruction	Operands
LD	0.00
LD	10.00
AND NOT	100.00
OR LD	--
OUT	10.00
LD	10.00
TIM	1
	#0015
LD	T0001
OUT	100.00
LD	10.00
AND NOT	100.00
OUT	100.04

Example 5: Flicker Bit

1) Two TIM Instructions


Two TIM timers can be combined to make a bit turn ON and OFF at regular intervals while the execution condition is ON. In this example, CIO 2.05 will be OFF for 1.0 second and then ON for 1.5 seconds as long as CIO 0.00 is ON.



Instruction	Operands
LD	0.00
AND LD	T0002
TIM	1
	#0010
LD	2.05
TIM	2
	#0015
LD	T0001
OUT	100.05

2) Clock Pulse

The desired execution condition can be combined with a clock pulse to mimic the clock pulse (0.1 s, 0.2 s, or 1.0 s).



Instruction	Operands
LD	0.00
AND	1s
OUT	100.06

- The internal clock pulse (0.1 s, 0.2 s, 1 s) can be used to easily program a flicker circuit.

● Timer reset method



There are two methods for resetting a timer instruction.

1. Turn OFF the execution condition for the timer instruction.

The timer will be reset when its execution condition turns OFF.

The timer will start timing again when its execution condition turns ON.

With this method, a timer cannot be reset and then restarted within the same cycle.





2. Use the RESET TIMER/COUNTER instruction.

The specified instruction will be reset when the RESET TIMER/COUNTER instruction (CNR/CNRX) is executed.

TIM/TIMX

Instruction	Mnemonic	Variations	Function code	Function
HUNDRED-MS TIMER	TIM/TIMX	---	550	TIM or TIMX(550) operates a decrementing timer with units of 0.1-s.

Symbol	TIM	TIMX
	BCD 	Binary 

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type		Size
		TIM	TIMX	
N	Timer Number	TIMER	TIMER	1
S	Set Value	WORD	UINT	1

N: Timer Number

The timer number must be between 0000 and 0255 (decimal).

S: Set Value (100-ms Units)

TIM (BCD): #0000 to #9999.

TIMX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex).

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	OK	---	---	---	---	---	---	---	OK	---	---	---
S	OK	OK	OK	OK		OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.

Function

- When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
- When the timer input goes from OFF to ON, TIM/TIMX(550) starts decrementing the PV. The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0.
- The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).
- The setting range for the set value (SV) is 0 to 999.9 s for TIM and 0 to 6,553.5 s for TIMX(550).
- The timer accuracy is -0.01 to 0 s.



The following timing chart shows the behavior of the timer's PV and Completion Flag when the timer input is turned OFF before the timer times out.




Hint

- A TIM/TIMX(550) instruction's PV and Completion Flag can be refreshed in the following ways depending on the timer number that is used.

Refresh timing	Description
Execution of TIM/TIMX(550)	<ul style="list-style-type: none"> • The PV is updated every time that TIM/TIMX(550) is executed. • The Completion Flag is turned ON if the PV is 0. The Completion Flag is turned OFF if the PV is not 0.

- Timers are reset (PV = SV, Completion Flag OFF) by power interruptions unless the IOM Hold Bit (A500.12) is ON and the bit is protected in the PLC Setup. It is also possible use a clock pulse bit and a counter instruction to program a timer that will retain its PV in the event of a power interruption, as shown in the following diagram.
- When the timer set value is #0000, timeup occurs when the instruction is executed.



Precautions

- Timer numbers are shared with other timer instructions. If two timers share the same timer number, but are not used simultaneously, a duplication error will be generated when the program is checked, but the timers will operate normally. Timers which share the same timer number will not operate properly if they are used simultaneously.
- Timers will not operate properly when the CPU Unit cycle time exceeds 4s. Use timer instructions when the cycle time is no longer than 4s.
- Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

Condition	PV	Completion Flag
Operating mode changed from RUN or MONITOR mode to PROGRAM mode or vice versa.*1	0	OFF
Power off and reset	0	OFF
Execution of CNR(545)/CNRX(547), the RESET TIMER/COUNTER instructions*2	BCD: 9999 Binary: FFFF	OFF
Operation in interlocked program section (IL(002)–ILC(003))	Reset to SV.	OFF
Operation in jumped program section (JMP(004)–JME(005))	Retains previous status.	Retains previous status.

*1 If the IOM Hold Bit (A500.12) has been turned ON, the status of timer Completion Flags and PVs will be maintained when the operating mode is changed.



*2 The PV will be set to the SV when TIM/TIMX(550) is executed.

- When TIM/TIMX(550) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
- When an operating TIM/TIMX(550) timer is in a jumped program section (JMP(004), CJP(510), JME(005)), the timer's PV will not be refreshed.
- When a TIM/TIMX(550) timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0000. When a TIM/TIMX(550) timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
- The timer's Completion Flag is refreshed only when TIM/TIMX(550) is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.
- If online editing is used to overwrite a timer instruction, always reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.

Sample program



When timer input CIO 0.00 goes from OFF to ON in the following example, the timer PV will begin counting down from the SV. Timer Completion Flag T0000 will be turned ON when the PV reaches 0.

When CIO 0.00 goes OFF, the timer PV will be reset to the SV and the Completion Flag will be turned OFF.



TIMH/TIMHX

Instruction	Mnemonic	Variations	Function code	Function
TEN-MS TIMER	TIMH	---	015	TIMH(015)/TIMHX(551) operates a decrementing timer with units of 10-ms.
	TIMHX	---	551	

Symbol	TIMH	TIMHX
	BCD 	Binary 

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type		Size
		TIMH	TIMHX	
N	Timer Number	TIMER	TIMER	1
S	Set Value	WORD	UINT	1

N: Timer Number

The timer number must be between 0000 and 0255 (decimal).

S: Set Value

TIMH (BCD): #0000 to #9999

TIMHX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex)

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	OK	---	---	---	---	---	---	---	OK	---	---	---
S	OK	OK	OK	OK		OK	OK	OK	OK	OK	OK	---		OK	---	---

Flags


Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.

Function

- When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
- When the timer input goes from OFF to ON, TIMH(015)/TIMHX(551) starts decrementing the PV. The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0000.
- The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).
- The setting range for the set value (SV) is 0 to 99.99 s for TIMH(015) and 0 to 655.35 s for TIMHX(551).
- The timer accuracy is 0 to 0.01 s.



The following timing chart shows the behavior of the timer's PV and Completion Flag when the timer input is turned OFF before the timer times out.



Hint

A TIMH(015)/TIMHX(551) instruction's PV and Completion Flag can be refreshed in the following ways depending on the timer number that is used.

Refresh timing	Description
Execution of TIMH(015)/TIMHX(551)	<ul style="list-style-type: none"> • The PV is updated every time that TIMH(015)/TIMHX(551) is executed. • The Completion Flag is turned ON if the PV is 0. The Completion Flag is turned OFF if the PV is not 0.

Precautions

- Timer numbers are shared with other timer instructions. If two timers share the same timer number, but are not used simultaneously, a duplication error will be generated when the program is checked, but the timers will operate normally. Timers which share the same timer number will not operate properly if they are used simultaneously.
- Timers will not operate properly when the CPU Unit cycle time exceeds 4s. Use timer instructions when the cycle time is no longer than 4s.
- Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

Condition	PV	Completion Flag
Operating mode changed from RUN or MONITOR mode to PROGRAM mode or vice versa.*1	0	OFF
Power off and reset	0	OFF
Execution of CNR(545)/CNRX(547), the RESET TIMER/COUNTER instructions*2	BCD: 9999 Binary: FFFF	OFF
Operation in interlocked program section (IL(002)-ILC(003))	Reset to SV.	OFF
Operation in jumped program section (JMP(004)-JME(005))	Retains previous status.	Retains previous status.

*1 If the IOM Hold Bit (A500.12) has been turned ON, the status of timer Completion Flags and PVs will be maintained when the operating mode is changed.


*2 The PV will be set to the SV when TIMH(015)/TIMHX(551) is executed.

- When an operating TIMH(015)/TIMHX(551) timer is in a jumped program section (JMP(004), CJP(510), JME(005)), the timer's PV will not be refreshed in the above case.
- When TIMH(015)/TIMHX(551) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
- When a TIMH(015)/TIMHX(551) timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0000. When a TIMH(015)/TIMHX(551) timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
- The timer's Completion Flag is refreshed only when TIMH(015)/TIMHX(551) is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.
- If online editing is used to overwrite a timer instruction, always reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.

Sample program



When timer input CIO 0.00 goes from OFF to ON in the following example, the timer PV will begin counting down from the SV (#0064 = 100 = 1.00 s). The Timer Completion Flag, T0000, will be turned ON when the PV reaches 0.

When CIO 0.00 goes OFF, the timer PV will be reset to the SV and the Completion Flag will be turned OFF.



TMHH/TMHHX

Instruction	Mnemonic	Variations	Function code	Function
ONE-MS TIMER	TMHH	---	540	TMHH(540)/TMHHX(552) operates a decrementing timer with units of 1-ms.
	TMHHX	---	552	

Symbol	TMHH	TMHHX
	BCD  N: Timer number S: Set value	Binary  N: Timer number S: Set value

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	OK	OK	Not allowed

Operands

Operand	Description	Data type		Size
		TMHH	TMHHX	
N	Timer Number	TIMER	TIMER	1
S	Set Value	WORD	UINT	1

N: Timer Number

The timer must be between 0000 and 0015 decimal.

S: Set Value

TMHH (BCD): #0000 to #9999

TMHHX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	OK	---	---	---	---	---	---	---	OK	---	---	---
S	OK	OK	OK	OK		OK	OK	OK	OK	OK	OK	---		OK	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.

Function

- When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
- When the timer input goes from OFF to ON, TMHH(540)/TMHHX(552) starts decrementing the PV. The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0000.
- The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).

- The setting range for the set value (SV) is 0 to 9.999 s for TMHH(540) and 0 to 65.535 for TMHHX(552).
- The timer accuracy is -0.001 to 0 s.

Hint

The timer PV and timeup used in TMHH/TMHHX instructions are refreshed at the timing below.

Refresh timing	Description
When each instruction is executed	<ul style="list-style-type: none"> • The PV is updated every time that each instruction is executed. • The timeup flag is ON when the PV is 0 and OFF otherwise.

Precautions

- Timer numbers are shared with other timer instructions. If two timers share the same timer number, but are not used simultaneously, a duplication error will be generated when the program is checked, but the timers will operate normally. Timers which share the same timer number will not operate properly if they are used simultaneously.
- The Completion Flag is updated only when TMHH(540)/TMHHX(552) is executed. The Completion Flag can thus be delayed by up to one cycle time from the actual set value.
- The present value of a timer will not be refreshed even if the task is on standby.
- Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

Condition	PV	Completion Flag
Operating mode changed from RUN or MONITOR mode to PROGRAM mode or vice versa.*1	0	OFF
Power supply interrupted and reset	0	OFF
Execution of CNR(545)/CNRX(547), the RESET TIMER/COUNTER instructions*2	BCD: 9999 Binary: FFFF	OFF
Operation in interlocked program section (IL(002)-ILC(003))	Reset to SV.	OFF
Operation in jumped program section (JMP(004)-JME(005))	Retains previous status.	Retains previous status.



*1 If the IOM Hold Bit (A500.12) has been turned ON, the status of timer Completion Flags and PVs will be maintained when the operating mode is changed.

*2 The PV will be set to the SV when TMHH(540)/TMHHX(552) is executed.

- The present value of all operating timers will not be refreshed even if the timer is in a program section that is jumped using JMP(004), CJP(510), JME(005).
- When TMHH(540)/TMHHX(552) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
- When a TMHH(540)/TMHHX(552) timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0. When a TMHH(540)/TMHHX(552) timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
- If online editing is used to overwrite a timer instruction, always reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.

TTIM/TTIMX

Instruction	Mnemonic	Variations	Function code	Function
ACCUMULATIVE TIMER	TTIM	---	087	TTIM(087)/TTIMX(555) operates an incrementing timer with units of 0.1-s.
	TTIMX	---	555	

Symbol	TTIM	TTIMX
	BCD 	Binary 

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type		Size
		TTIM	TTIMX	
N	Timer Number	TIMER	TIMER	1
S	Set Value	WORD	UINT	1

N: Timer Number

The timer number must be between 0000 to 0255 (decimal).

S: Set Value

TTIM (BCD): #0000 to #9999

TTIMX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex)

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	OK	---	---	---	---	---	---	OK	---	---	---	
S	OK	OK	OK	OK		OK	OK	OK	OK	OK	---		OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.

Function

- When the timer input is ON, TTIM(087)/TTIMX(555) increments the PV. When the timer input goes OFF, the timer will stop incrementing the PV, but the PV will retain its value. The PV will resume timing when the timer input goes ON again. The timer's Completion Flag will be turned ON when the PV reaches the SV.
- The status of the timer's PV and Completion Flag will be maintained after the timer times out. There are three ways to restart the timer: the timer's PV can be changed to a non-zero value (by MOV(021), for example), the reset input can be turned ON, or CNR(545)/CNRX(547) can be executed.
- The setting range for the set value (SV) is 0 to 999.9 s for TTIM(087) and 0 to 6,553.5 s for TTIMX(555).
- The timer accuracy is 0 to 0.01 s.



Hint

- Typical timers such as TIM/TIMX(550) are decrementing counters and the PV shows the time remaining until the timer times out. The PV of TTIM(087)/TTIMX(555) shows how much time has elapsed, so the PV can be used unchanged in many calculations and display outputs.

Precautions

- Timer numbers are shared with other timer instructions. If two timers share the same timer number, but are not used simultaneously, a duplication error will be generated when the program is checked, but the timers will operate normally. Timers which share the same timer number will not operate properly if they are used simultaneously.
- Timers will be reset or paused in the following cases. (When a TTIM(087)/TTIMX(555) timer is reset, its PV is reset to 0 and its Completion Flag is turned OFF.)

Condition	PV	Completion Flag
Operating mode changed from RUN or MONITOR mode to PROGRAM mode or vice versa.*1	0	OFF
Power supply interrupted and reset	0	OFF
Execution of CNR(545)/CNRX(547), the RESET TIMER/COUNTER instructions*2	BCD: 9999 Binary: FFFF	OFF
Operation in interlocked program section (IL(002)-ILC(003))	Retains previous status.	Retains previous status.
Operation in jumped program section (JMP(004)-JME(005))	Retains previous status.	Retains previous status.

*1 If the IOM Hold Bit (A500.12) has been turned ON, the status of timer Completion Flags and PVs will be maintained when the operating mode is changed.

*2 The PV will be set to the SV when TTIM(087)/TTIMX(555) is executed.

- When TTIM(087)/TTIMX(555) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will retain its previous value (it will not be reset). Be sure to take this fact into account when TTIM(087)/TTIMX(555) is programmed between IL(002) and ILC(003).
- When an operating TTIM(087)/TTIMX(555) timer is in a program section between JMP(004) and JME(005) and the program section is jumped, the PV will retain its previous value. Be sure to take this fact into account when TTIM(087)/TTIMX(555) is programmed between JMP(004) and JME(005).


- When a TTIM(087)/TTIMX(555) timer is forced set, its Completion Flag will be turned ON and its PV will be reset to 0. When a TTIM(087)/TTIMX(555) timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to 0. The forced set and forced reset operations take priority over the status of the timer and reset inputs.
- The timer's PV is refreshed only when TTIM(087)/TTIMX(555) is executed, so the timer will not operate properly when the cycle time exceeds 100 ms because the timer increments in 100-ms units.
- The timer's Completion Flag is refreshed only when TTIM(087)/TTIMX(555) is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.

Sample program

When timer input CIO 0.00 is ON in the following example, the timer PV will begin counting up from 0. Timer Completion Flag T0001 will be turned ON when the PV reaches the SV.

If the reset input is turned ON, the timer PV will be reset to 0 and the Completion Flag (T0001) will be turned OFF. (Usually the reset input is turned ON to reset the timer and then the timer input is turned ON to start timing.)

If the timer input is turned OFF before the SV is reached, the timer will stop timing but the PV will be maintained. The timer will resume from its previous PV when the timer input is turned ON again.



TIML/TIMLX

Instruction	Mnemonic	Variations	Function code	Function
LONG TIMER	TIML	---	542	TIML(542)/TIMLX(553) operates a decrementing timer with units of 0.1s.
	TIMLX	---	553	

Symbol	TIML	TIMLX
	BCD 	Binary


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type		Size
		TIML	TIMLX	
D1	Completion Flag	WORD	UINT	1
D2	PV word	DWORD	UDINT	2
S	SV word	DWORD	UDINT	2


D1: Completion Flag




The PV and SV can range from #00000000 to #99999999 for TIML(542) and &00000000 to &4294967294 (decimal) or #00000000 to #FFFFFFFF (hexadecimal) for TIMLX(553).

Note S, S+1, D2 and D2+1 must be in the same data area.

D2: PV Word



S: SV Word



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
D1,D2	OK	OK	OK	OK	---	---	OK	OK	OK	---	---	OK	---	---	---	
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and D2 does not contained BCD data. ON if in BCD mode and S does not contained BCD data. OFF in all other cases.

Function

- When the timer input is OFF, the timer is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
- When the timer input goes from OFF to ON, TIML(542)/TIMLX(553) starts decrementing the PV in D2+1 and D2. The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0.
- The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).
- TIML(542)/TIMLX(553) can time up to 115 days for TIML(542) and 4,971 days for TIMLX(553).
- The timer accuracy is 0 to 0.01 s.




Precautions

- Unlike most timers, TIML(542)/TIMLX(553) does not use a timer number. (Timer area PV refreshing is not performed for TIML(542)/TIMLX(553).)
- Since the Completion Flag for TIML(542)/TIMLX(553) is in a data area it can be forced set or forced reset like other bits, but the PV will not change.
- The timer's PV is refreshed only when TIML(542)/TIMLX(553) is executed, so the timer will not operate properly when the cycle time exceeds 100 ms because the timer increments in 100-ms units.
- The timer's Completion Flag is refreshed only when TIML(542)/TIMLX(553) is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.
- When TIML(542)/TIMLX(553) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
- When an operating TIML(542)/TIMLX(553) timer is in a program section between JMP(004) and JME(005) and the program section is jumped, the PV will retain its previous value. Be sure to take this fact into account when TIML(542)/TIMLX(553) is programmed between JMP(004) and JME(005).
- Be sure that the words specified for the Completion Flag and PV (D1, D2, and D2+1) are not used in other instructions. If these words are affected by other instructions, the timer might not time out properly.

Sample program

When timer input CIO 0.00 is ON in the following example, the timer PV (in D201 and D200) will be set to the SV (in D101 and D100) and the PV will begin counting down. The timer Completion Flag (CIO 200.00) will be turned ON when the PV reaches 0.

When CIO 0.00 goes OFF, the timer PV will be reset to the SV and the Completion Flag will be turned OFF.



CNT/CNTX

Instruction	Mnemonic	Variations	Function code	Function
COUNTER	CNT/CNTX	---	546	CNT/CNTX(546) operates a decrementing counter.

Symbol	CNT	CNTX
	BCD 	Binary

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size
		CNT	CNTX	
N	Counter Number	COUNTER	COUNTER	1
S	Set Value	WORD	UINT	1

N: Counter Number

The counter number must be between 0000 and 0255 (decimal).

S: Set Value

CNT (BCD): #0000 to #9999

CNTX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex)

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	OK	---	---	---	---	---	---	OK	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	OK	OK	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.


Function

- The counter PV is decremented by 1 every time that the count input goes from OFF to ON. The Completion Flag is turned ON when the PV reaches 0.
- Once the Completion Flag is turned ON, reset the counter by turning the reset input ON or by using the CNR(545)/CNRX(547) instruction. Otherwise, the counter cannot be restarted.
- The counter is reset and the count input is ignored when the reset input is ON. (When a counter is reset, its PV is reset to the SV and the Completion Flag is turned OFF.)
- The setting range 0 to 9,999 for CNT and 0 to 65,535 for CNTX(546).



Hint

- Counter PVs are retained even through a power interruption. If you want to restart counting from the SV instead of resuming the count from the retained PV, add the First Cycle Flag (A200.11) as a reset input to the counter.




- Note 1** In case CP1E CPU Unit is backed up in the capacitor and power remained OFF for a period in excess of the following, the Counters PVs and Countup Flags are unfixed.
- E□□-type CPU Unit
9 hours (60°C), 50 hours (25°C)
 - N/NA□□-type CPU Unit
7 hours (60°C), 40 hours (25°C)
- 2 By setting “Zero Clear Holding Memory” for the PLC Setup, the Counters PVs and Countup Flags will be cleared each time power turns ON. In this case, the DM area (D) and Holding Area (H) will be cleared at the same time.
 - 3 CP1E N/NA□□-type CPU Unit (CP1E-N/NA□□D□-□) can be equipped with a battery. With the battery installed, the Counters PVs and Countup Flags can be retained during power OFF.
 - 4 In case of CP2E CPU Unit, the Counters PVs and Countup Flags are always fixed.


Precautions

- Counter numbers are shared by the CNT, CNTX(546), CNTR(012) and CNTRX(548) instructions. If two counters share the same counter number but are not used simultaneously, a duplication error will be generated when the program is checked but the counters will operate normally. Counters which share the same counter number will not operate properly if they are used simultaneously.
- A counter's PV is refreshed when the count input goes from OFF to ON and the Completion Flag is refreshed each time that CNT/CNTX(546) is executed. The Completion Flag is turned ON if the PV is 0 and it is turned OFF if the PV is not 0.

- When a CNT/CNTX(546) counter is forced set, its Completion Flag will be turned ON and its PV will be reset to 0000. When a CNT/CNTX(546) counter is forced reset, its Completion Flag will be turned OFF and its PV will be set to the SV.
- Be sure to reset the counter by turning the reset input from OFF → ON → OFF before beginning counting with the count input, as shown in the following diagram. The count input will not be received if the reset input is ON.



- The reset input will take precedence and the counter will be reset if the reset input and count input are both ON at the same time. (The PV will be reset to the SV and the Completion Flag will be turned OFF.)



- If online editing is used to add a counter, the counter must be reset before it will work properly. If the counter is not reset, the previous value will be used as the counter's present value (PV), and the counter may not operate properly after it is written.

CNTR/CNTRX

Instruction	Mnemonic	Variations	Function code	Function
REVERSIBLE COUNTER	CNTR	---	012	---
	CNTRX	---	548	

Symbol	CNTR			CNTRX		
	BCD			N: Counter number S: Set value	N: Counter number S: Set value	N: Counter number S: Set value

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size
		CNTR	CNTRX	
N	Counter Number	COUNTER	COUNTER	1
S	Set Value	WORD	UINT	1

N: Counter Number

The counter number must be between 0000 and 0255(decimal).

S: Set Value

CNTR (BCD):#0000 to #9999

CNTRX (Binary): &0 to &65535 (decimal) or #0000 to #FFFF (hex)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	OK	---	---	---	---	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if in BCD mode and S does not contain BCD data. OFF in all other cases.

Function

The counter PV is incremented by 1 every time that the increment input goes from OFF to ON and it is decremented by 1 every time that the decrement input goes from OFF to ON. The PV can fluctuate between 0 and the SV.

When incrementing, the Completion Flag will be turned ON when the PV is incremented from the SV back to 0 and it will be turned OFF again when the PV is incremented from 0 to 1.

When decrementing, the Completion Flag will be turned ON when the PV is decremented from 0 up to the SV and it will be turned OFF again when the PV is decremented from the SV to SV-1.




Precautions

- Counter numbers are shared by the CNT, CNTX(546), CNTR(012) and CNTRX(548) instructions. If two counters share the same counter number but are not used simultaneously, a duplication error will be generated when the program is checked but the counters will operate normally. Counters which share the same counter number will not operate properly if they are used simultaneously.
- The PV will not be changed if the increment and decrement inputs both go from OFF to ON at the same time. When the reset input is ON, the PV will be reset to 0 and both count inputs will be ignored.
- The Completion Flag will be ON only when the PV has been incremented from the SV to 0 or decremented from 0 to the SV; it will be OFF in all other cases.
- When inputting the CNTR(012)/CNTRX(548) instruction with mnemonics, first enter the increment input (II), then the decrement input (DI), the reset input (R), and finally the CNTR(012)/CNTRX(548) instruction. When entering with the ladder diagrams, first input the increment input (II), then the CNTR(012)/CNTRX(548) instruction, the decrement input (DI), and finally the reset input (R).

Sample program


The counter PV is reset to 0 by turning the reset input (CIO 0.02) ON and OFF. The PV is incremented by 1 each time that the increment input (CIO 0.00) goes from OFF to ON. When the PV is incremented from the SV (3), it is automatically reset to 0 and the Completion Flag is turned ON.

Likewise, the PV is decremented by 1 each time that the decrement input (CIO 0.01) goes from OFF to ON. When the PV is decremented from 0, it is automatically set to the SV (3) and the Completion Flag is turned ON.




The add and subtract count inputs increase/decrease the count once when the signal rises (OFF to ON). When both inputs turn ON at the same time, neither increases/decreases the count. When the reset input turns ON, the PV changes to 0 and count input is not accepted.

In the following example, the SV for CNTR(012) 0007 is determined by the content of CIO 0001. When the content of CIO 0001 is controlled by an external switch, the set value can be changed manually from the switch.





Instruction	Operands
LD	0.00
LD	0.01
LD	0.02
CNTR (012)	0006
	#5000
LD	200.07
OUT	0.03
LD	0.04
LD	0.05
LD	0007
CNTR (012)	1
LD NOT	C0007
OUT	200.08



CNR/CNRX

Instruction	Mnemonic	Variations	Function code	Function
RESET TIMER/COUNTER	CNR	@CNR	545	Resets the timers or counters within the specified range of timer or counter numbers.
	CNRX	@CNRX	547	

Symbol	CNR	CNRX
	BCD 	Binary 

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N1	First number in range	TIMER/COUNTER*1	Variable
N2	Last number in range	TIMER/COUNTER*1	Variable

*1 Valid only when N1 and N2 are the same variable.

N1: First Number in Range

N1 must be a timer number between T000 and T255 or a counter number between C000 and C255.

N2: Last Number in Range

N2 must be a timer number between T000 and T255 or a counter number between C000 and C255.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N1,N2	---	---	---	---	OK	OK	---	---	---	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N1 and N2 are not in the same data area. OFF in all other cases.

Function

CNR(545)/CNRX(547) resets the Completion Flags of all timers or counters from N1 to N2. At the same time, the PVs will all be set to the maximum value (9999 for BCD and FFFF for binary). (The PV will be set to the SV the next time that the timer or counter instruction is executed.)

Precautions


- The timer/counter that is reset is as follows.

	Instructions reset		Operation of CNR(545)
BCD	TIM: TIMH(015): TMHH(540): TTIM(087): CNT: CNTR(012):	HUNDRED-MS TIMER TEN-MS TIMER ONE-MS TIMER ACCUMULATIVE TIMER COUNTER REVERSIBLE COUNTER	The PV is set to its maximum value (9,999 BCD) and the Completion Flag is turned OFF.

	Instructions reset		Operation of CNRX(547)
Binary	TIMX(550): TIMHX(551): TMHHX(552): TTIMX(555): CNTX(546): CNTRX(548):	HUNDRED-MS TIMER TEN-MS TIMER ONE-MS TIMER ACCUMULATIVE TIMER COUNTER REVERSIBLE COUNTER	The PV is set to its maximum value (FFFF hex) and the Completion Flag is turned OFF.

- The CNR(545)/CNRX(547) instructions do not reset TIML(542) and TIMLX(553), because these timers do not use timer numbers.
- The CNR(545)/CNRX(547) instructions do not reset the timer/counter instructions themselves, they reset the PVs and Completion Flags allocated to those instructions. In most cases, the effect of CNR(545)/CNRX(547) is different from directly resetting the instructions. For example, when a TIM/TIMX(550) instruction is reset directly its PV is set to the SV, but when that timer is reset by CNR(545)/CNRX(547) its PV is set to the maximum value (9999 for BCD and FFFF for binary).
- When N1 and N2 are specified with $N1 > N2$, only the Completion Flag for the timer/counter number will be reset.

Sample program



Comparison Instructions

=, <>, <, <=, >, >=

Instruction	Mnemonic	Variations	Function code	Function
Input Comparison Instructions	=, <>, <, <=, >, >=	---	300 to 328	Input comparison instructions compare two values (constants and/or the contents of specified words) and create an ON execution condition when the comparison condition is true. Input comparison instructions are available to compare signed or unsigned data of one-word or double length data.

Symbol	=, <>, <, <=, >, >=		
	LD connection	AND connection	OR connection

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type				Size	
		Unsigned	Unsigned double length	Signed	Signed double length	One-word	Double length
S1	Comparison data 1	UINT	UDINT	INT	DINT	1	2
S2	Comparison data 2	UINT	UDINT	INT	DINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
One-word Data	S1, S2	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	
Double-length Data		Unsigned	---	OK	OK	---											
	Signed	---	---														

Flags

Name	Label	Operation	
		Data length: one-word	Data length: double length
Error Flag	P_ER	OFF or unchanged	OFF or unchanged
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if $S_1 > S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1} > S_{2+1}$, S_2 with double-length data. OFF in all other cases.
Greater Than or Equal Flag	P_GE	<ul style="list-style-type: none"> ON if $S_1 \geq S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1} \geq S_{2+1}$, S_2 with double-length data. OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if $S_1 = S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1} = S_{2+1}$, S_2 with double-length data. OFF in all other cases.


Name	Label	Operation	
		Data length: one-word	Data length: double length
Not Equal Flag	P_NE	<ul style="list-style-type: none"> ON if $S_1 \neq S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1}, S_1 \neq S_{2+1}, S_2$ with double-length data. OFF in all other cases.
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if $S_1 < S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1}, S_1 < S_{2+1}, S_2$ with double-length data. OFF in all other cases.
Less Than or Equal Flag	P_LE	<ul style="list-style-type: none"> ON if $S_1 \leq S_2$ with one-word data. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_{1+1}, S_1 \leq S_{2+1}, S_2$ with double-length data. OFF in all other cases.
Negative Flag	P_N	OFF or unchanged	OFF or unchanged

Function

The input comparison instruction compares S1 and S2 as signed or unsigned values and creates an ON execution condition when the comparison condition is true.

The input comparison instructions are treated just like the LD, AND, and OR instructions to control the execution of subsequent instructions.

Input type	Operation
LD	The instruction can be connected directly to the left bus bar.
AND	The instruction cannot be connected directly to the left bus bar.
OR	The instruction can be connected directly to the left bus bar.



Options

The input comparison instructions can compare signed or unsigned data and they can compare one-word or double values. If no options are specified, the comparison will be for one-word unsigned data. With the three input types and two options, there are 72 different input comparison instructions.

Symbol	Option (data format)	Option (data length)
= (Equal)	None: Unsigned data	None: One-word data
<> (Not equal)	S: Signed data	L: Double-length data
< (Less than)		
<= (Less than or equal)		
> (Greater than)		
>= (Greater than or equal)		

Function	Mnemonic	Name	Code
True if C1 = C2	LD/AND/OR =	EQUAL	300
	LD/AND/OR =L	DOUBLE EQUAL	301
	LD/AND/OR =S	SIGNED EQUAL	302
	LD/AND/OR =SL	DOUBLE SIGNED EQUAL	303
True if C1 ≠ C2	LD/AND/OR <>	NOT EQUAL	305
	LD/AND/OR <>L	DOUBLE NOT EQUAL	306
	LD/AND/OR <>S	SIGNED NOT EQUAL	307
	LD/AND/OR <>SL	DOUBLE SIGNED NOT EQUAL	308
True if C1 < C2	LD/AND/OR <	LESS THAN	310
	LD/AND/OR <L	DOUBLE LESS THAN	311
	LD/AND/OR <S	SIGNED LESS THAN	312
	LD/AND/OR <SL	DOUBLE SIGNED LESS THAN	313

Function	Mnemonic	Name	Code
True if C1 ≤ C2	LD/AND/OR <=	LESS THAN OR EQUAL	315
	LD/AND/OR<=L	DOUBLE LESS THAN OR EQUAL	316
	LD/AND/OR <=S	SIGNED LESS THAN OR EQUAL	317
	LD/AND/OR <=SL	DOUBLE SIGNED LESS THAN OR EQUAL	318
True if C1 > C2	LD/AND/OR >	GREATER THAN	320
	LD/AND/OR >L	DOUBLE GREATER THAN	321
	LD/AND/OR >S	SIGNED GREATER THAN	322
	LD/AND/OR >SL	DOUBLE SIGNED GREATER THAN	323
True if C1 ≥ C2	LD/AND/OR >=	GREATER THAN OR EQUAL	325
	LD/AND/OR >=L	DOUBLE GREATER THAN OR EQUAL	326
	LD/AND/OR >=S	SIGNED GREATER THAN OR EQUAL	327
	LD/AND/OR >=SL	DBL SIGNED GREATER THAN OR EQUAL	328

Unsigned input comparison instructions (i.e., instructions without the S option) can handle unsigned binary or BCD data. Signed input comparison instructions (i.e., instructions with the S option) handle signed binary data.

Hint

- Unlike instructions such as CMP(020) and CMPL(060), the result of an input comparison instruction is reflected directly as an execution condition, so it is not necessary to access the result of the comparison through an Arithmetic Flag and the program is simpler and faster.


Precautions

- Input comparison instructions cannot be used as right-hand instructions, i.e., another instruction must be used between them and the right bus bar.

Sample program


AND LESS THAN: AND<(310)

When CIO 0.00 is ON in the following example, the contents of D100 and D200 are compared in as unsigned binary data. If the content of D100 is less than that of D200, CIO 100.00 is turned ON and execution proceeds to the next line. If the content of D100 is not less than that of D200, the remainder of the instruction line is skipped and execution moves to the next instruction line.



AND SIGNED LESS THAN: AND<S(312)

When CIO 0.01 is ON in the following example, the contents of D110 and D210 are compared as signed binary data. If the content of D110 is less than that of D210, CIO 100.01 is turned ON and execution proceeds to the next line. If the content of D110 is not less than that of D210, the remainder of the instruction line is skipped and execution moves to the next instruction line.



=DT, <>DT, <DT, <=DT, >DT, >=DT

Instruction	Mnemonic	Variations	Function code	Function
Time Comparison Instructions	=DT	---	341	Time comparison instructions compare two BCD time values and create an ON execution condition when the comparison condition is true.
	<>DT		342	
	<DT		343	
	<=DT		344	
	>DT		345	
	>=DT		346	

Symbol	=DT, <>DT, <DT, <=DT, >DT, >=DT		
	LD	AND	OR
	<p>C: Control word S1: First word of present time S2: First word of comparison time</p>	<p>C: Control word S1: First word of present time S2: First word of comparison time</p>	<p>C: Control word S1: First word of present time S2: First word of comparison time</p>

Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
C	Control word	WORD	1
S1	First word of present time	WORD	3
S2	First word of comparison time	WORD	3


C: Control Word

Bits 00 to 05 of C specify whether or not the time data will be masked for the comparison. Bits 00 to 05 mask the seconds, minutes, hours, day, month, and year, respectively. If all 6 values are masked, the instruction will not be executed, the execution condition will be OFF, and the Error Flag will be turned ON.



S₁ through S₁₊₂: Present Time Data


S₁ through S₁₊₂ contain the present time data. S₁ through S₁₊₂ must be in the same data area.



Note When using the CPU Unit's internal clock data for the comparison, set S₁ to A351 to specify the CPU Unit's internal clock data (A351 to A353).

S₂ through S₂₊₂: Comparison Time Data

S₂ through S₂₊₂ contain the comparison time data. S₂ through S₂₊₂ must be in the same data area.



Note The year value indicates the last two digits of the year. Values 00 to 97 are interpreted as 2000 to 2097. Values 98 and 99 are interpreted as 1998 and 1999.

● **Operand Specifications**

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	OK	---	---	---
S ₁ , S ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if all 6 of the mask bits (C bits 00 to 05) are ON. OFF in all other cases.
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if S₁ > S₂. OFF in all other cases.
Greater Than or Equal Flag	P_GE	<ul style="list-style-type: none"> ON if S₁ ≥ S₂. OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if S₁ = S₂. OFF in all other cases.
Not Equal Flag	P_NE	<ul style="list-style-type: none"> ON if S₁ ≠ S₂. OFF in all other cases.
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if S₁ < S₂. OFF in all other cases.
Less Than or Equal Flag	P_LE	<ul style="list-style-type: none"> ON if S₁ ≤ S₂. OFF in all other cases.

Function

The time comparison instruction compares the unmasked values (corresponding bit of C set to 0) of the present time data in S_1 to S_1+2 with the comparison time data in S_2 to S_2+2 and creates an ON execution condition when the comparison condition is true. At the same time, the result of a time comparison instruction is reflected in the arithmetic flags (=, <>, <, <=, >, >=).


The time comparison instructions are treated just like the LD, AND, and OR instructions to control the execution of subsequent instructions.

There are 18 possible combinations of time comparison instructions.

Any time values that are masked in the control word (C) are not included in the comparison.

The following table shows the ON/OFF status of each flag for each comparison result.

Result	Flag status					
	=	<>	<	<=	>	>=
$S_1 = S_2$	ON	OFF	OFF	ON	OFF	ON
$S_1 > S_2$	OFF	ON	OFF	OFF	ON	ON
$S_1 < S_2$	OFF	ON	ON	ON	OFF	OFF




● Masking Time Values

Time values can be masked individually and excluded from the comparison operation. To mask a time value, set the corresponding bit in the control word (C) to 1. Bits 00 to 05 of C mask the seconds, minutes, hours, day, month, and year, respectively.

Example:

When $C = 39$ hex, the rightmost 6 bits are 111001 (year=1, month=1, day=1, hours=0, minutes=0, and seconds=1) so only the hours and minutes are compared. This mask setting can be used to perform a particular operation at a given time (hour and minute) each day.



Hint

- Previous data comparison instructions compared data in 16-bit units. The time comparison instructions are limited to comparing 8-bit time values.

The following table shows the structure of the CPU Unit's internal Calendar/Clock Area.

Addresses	Contents
A351.00 to A351.07	Second (00 to 59, BCD)
A351.08 to A351.15	Minute (00 to 59, BCD)
A352.00 to A352.07	Hour (00 to 23, BCD)
A352.08 to A352.15	Day of month (01 to 31, BCD)
A353.00 to A353.07	Month (01 to 12, BCD)
A353.08 to A353.15	Year (00 to 99, BCD)


- The Calendar/Clock Area can be set with a Programming Device (including a Programming Console), DATE(735) instruction, or "CLOCK WRITE" FINS command (0702 hex).

Precautions

- Time comparison instructions cannot be used as right-hand instructions, i.e., another instruction must be used between them and the right bus bar.
- CP1E/CP2E E□□-type CPU Unit does not have the clock function.
The clock data inside the CPU Unit is always 01-01-01 01:01:01.



Sample program

When CIO 0.00 is ON and the time is 13:00:00, CIO 100.00 is turned ON. The contents of A351 to A353 (the CPU Unit's internal calendar/clock data) are used as the present time data and the contents of D100 to D102 are used as the comparison time data. The year, month, and day values are masked, so only the hour, minute, and second data are compared.



CMP/CMPL

Instruction	Mnemonic	Variations	Function code	Function
COMPARE	CMP	ICMP	020	Compares two unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.
DOUBLE COMPARE	CMPL	---	060	Compares two double unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.

Symbol	CMP	CMPL
	 <p>S1: Comparison data 1 S2: Comparison data 2</p>	 <p>S1: Comparison data 1 S2: Comparison data 2</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		CMP	CMPL	CMP	CMPL
S1	CMP: Comparison data 1 CMPL: Comparison data 1, rightmost word address	UINT	UDINT	1	2
S2	CMP: Comparison data 2 CMPL: Comparison data 2, rightmost word address	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
CMP	S1,											OK	---			
CMPL	S2	OK	OK	OK	OK	OK	OK	OK	OK	OK		---	OK			

Flags


Name	CX-Programmer label	Operation	
		CMP	CMPL
Error Flag	P_ER	Unchanged	Unchanged
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if $S_1 > S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 > S_2 + 1, S_2$. OFF in all other cases.
Greater Than or Equal Flag	P_GE	<ul style="list-style-type: none"> ON if $S_1 \geq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \geq S_2 + 1, S_2$. OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if $S_1 = S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 = S_2 + 1, S_2$. OFF in all other cases.
Not Equal Flag	P_NE	<ul style="list-style-type: none"> ON if $S_1 \neq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \neq S_2 + 1, S_2$. OFF in all other cases.

Name	CX-Programmer label	Operation	
		CMP	CMPL
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if $S_1 < S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 < S_2 + 1, S_2$. OFF in all other cases.
Less Than or Equal Flag	P_LE	<ul style="list-style-type: none"> ON if $S_1 \leq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \leq S_2 + 1, S_2$. OFF in all other cases.
Negative Flag	P_N	Unchanged	Unchanged

● The following table shows the status of the Arithmetic Flags after execution of CMP(020).

CMP(020) Result	Flag status					
	>	>=	=	<=	<	<>
$S_1 > S_2$	ON	ON	OFF	OFF	OFF	ON
$S_1 = S_2$	OFF	ON	ON	ON	OFF	OFF
$S_1 < S_2$	OFF	OFF	OFF	ON	ON	ON


* A status of “-” indicates that the Flag may be ON or OFF.



● The following table shows the status of the Arithmetic Flags after execution of CMPL(060).

CMPL(060) Result	Flag status					
	>	>=	=	<=	<	<>
$S_1 + 1, S_1 > S_2 + 1, S_2$	ON	ON	OFF	OFF	OFF	ON
$S_1 + 1, S_1 = S_2 + 1, S_2$	OFF	ON	ON	ON	OFF	OFF
$S_1 + 1, S_1 < S_2 + 1, S_2$	OFF	OFF	OFF	ON	ON	ON

* A status of “-” indicates that the Flag may be ON or OFF.



Function

● CMP

CMP(020) compares the unsigned binary data in S_1 and S_2 and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.


● CMPL

CMPL(060) compares the unsigned binary data in $S_1 + 1, S_1$ and $S_2 + 1, S_2$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.

Precautions


- Using CMP(020) Results in the Program

When CMP(020)/CMPL(060) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls CMP(020)/CMPL(060), as shown in the following diagram. In this case, the Equals Flag and output A will be turned ON when $S_1 = S_2$ or $S_1 + 1, S_1 = S_2 + 1, S_2$.



- Using CMP(020) Results in the Program


Do not program another instruction between CMP(020)/CMPL(060) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag.



- The immediate-refreshing variation (!CMP(020)) can be used with words allocated to CPU Unit built-in inputs specified in S_1 and/or S_2 . When !CMP(020) is executed, input refreshing will be performed for the external input word specified in S_1 and/or S_2 and that refreshed value will be compared.

Sample program

- When CIO 0.00 is ON in the following example, the eight-digit unsigned binary data in CIO 0011 and CIO 0010 is compared to the eight-digit unsigned binary data in CIO 0009 and CIO 0008 and the result is output to the Arithmetic Flags. The results recorded in the Greater Than, Equals, and Less Than Flags are immediately saved to CIO 20.00 (Greater Than), CIO 20.01 (Equals), and CIO 20.02 (Less Than).



CPS/CPSL

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY COMPARE	CPS	!CPS	114	Compares two signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.
DOUBLE SIGNED BINARY COMPARE	CPSL	---	115	Compares two double signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.

Symbol	CPS	CPSL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		CPS	CPSL	CPS	CPSL
S1	CMP: Comparison data 1 CMPL: Comparison data 1, rightmost word address	INT	DINT	1	2
S2	CMP: Comparison data 2 CMPL: Comparison data 2, rightmost word address	INT	DINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
CPS	S1,	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
CPSL	S2	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---

Flags


Name	Label	Operation	
		CPS	CPSL
Error Flag	P_ER	Unchanged	OFF or unchanged
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if $S_1 > S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 > S_2 + 1, S_2$. OFF in all other cases.
Greater Than or Equal Flag	P_GE	<ul style="list-style-type: none"> ON if $S_1 \geq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \geq S_2 + 1, S_2$. OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if $S_1 = S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 = S_2 + 1, S_2$. OFF in all other cases.
Not Equal Flag	P_NE	<ul style="list-style-type: none"> ON if $S_1 \neq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \neq S_2 + 1, S_2$. OFF in all other cases.

Name	Label	Operation	
		CPS	CPSL
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if $S_1 < S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 < S_2 + 1, S_2$. OFF in all other cases.
Less Than or Equal Flag	P_LE	<ul style="list-style-type: none"> ON if $S_1 \leq S_2$. OFF in all other cases. 	<ul style="list-style-type: none"> ON if $S_1 + 1, S_1 \leq S_2 + 1, S_2$. OFF in all other cases.
Negative Flag	P_N	Unchanged	OFF or unchanged

- The following table shows the status of the Arithmetic Flags after execution of CPS(114).

Result	Flag status					
	>	>=	=	<=	<	<>
$S_1 > S_2$	ON	ON	OFF	OFF	OFF	ON
$S_1 = S_2$	OFF	ON	ON	ON	OFF	OFF
$S_1 < S_2$	OFF	OFF	OFF	ON	ON	ON


* A status of "..." indicates that the Flag may be ON or OFF.



- The following table shows the status of the Arithmetic Flags after execution of CPSL(115).

Result	Flag status					
	>	>=	=	<=	<	<>
$S_1 + 1, S_1 > S_2 + 1, S_2$	ON	ON	OFF	OFF	OFF	ON
$S_1 + 1, S_1 = S_2 + 1, S_2$	OFF	ON	ON	ON	OFF	OFF
$S_1 + 1, S_1 < S_2 + 1, S_2$	OFF	OFF	OFF	ON	ON	ON

* A status of "..." indicates that the Flag may be ON or OFF.



Function

● CPS


CPS(114) compares the signed binary data in S_1 and S_2 and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.

● CPSL


CPSL(115) compares the double signed binary data in $S_1 + 1, S_1$ and $S_2 + 1, S_2$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.

Precautions

- When CPS(114)/CPSL(115) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls CPS(114)/CPSL(115), as shown in the following diagram.



- Do not program another instruction between CPS(114)/CPSL(115) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag.




- The immediate-refreshing variation (!CPS(114)!CPSL(115)) can be used with words allocated to CPU Unit built-in inputs specified in S_1 and/or S_2 . When !CPS(114)!CPSL(115) is executed, input refreshing will be performed for the external input word specified in S_1 and/or S_2 and that refreshed value will be compared.

Sample program


When CIO 0.00 is ON in the following example, the eight-digit signed binary data in D2 and D1 is compared to the eight-digit signed binary data in D6 and D5 and the result is output to the Arithmetic Flags.

- If the content of D2 and D1 is greater than that of D6 and D5, the Greater Than Flag will be turned ON, causing CIO 20.00 to be turned ON.
- If the content of D2 and D1 is equal to that of D6 and D5, the Equals Flag will be turned ON, causing CIO 20.01 to be turned ON.
- If the content of D2 and D1 is less than that of D6 and D5, the Less Than Flag will be turned ON, causing CIO 20.02 to be turned ON.



TCMP

Instruction	Mnemonic	Variations	Function code	Function
TABLE COMPARE	TCMP	@TCMP	085	Compares the source data to the contents of 16 consecutive words and turns ON the corresponding bit in the result word when the contents of the words are equal.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
S	Source data	WORD	1
T	First word of table	WORD	16
R	Result word	UINT	1

T: First word of table



R: Result word



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										OK	OK					
T	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---
R										---	OK					


Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result word is 0000. (The two 16-word sets contain the same data.) OFF in all other cases.

Function


TCMP(085) compares the source data (S) to each of the 16 words T through T+15 and turns ON the corresponding bit in word R when the data **are** equal. Bit n of R is turned ON if the content of T+n is equal to S and it is turned OFF if they are not equal.

S is compared to the content of T and bit 00 of R is turned ON if they are equal or OFF if they are not equal, S is compared to the content of T+1 and bit 01 of R is turned ON if they are equal or OFF if they are not equal, ..., and S is compared to the content of T+15 and bit 15 of R is turned ON if they are equal or OFF if they are not equal.



Sample program

When CIO 0.00 is ON in the following example, TCMP(085) compares the content of D100 with the contents of words D200 through D215 and turns ON the corresponding bits in D300 when the contents are equal or OFF when the contents are not equal.



BCMP

Instruction	Mnemonic	Variations	Function code	Function
BLOCK COMPARE	BCMP	@BCMP	068	Compares the source data to 16 ranges (defined by 16 lower limits and 16 upper limits) and turns ON the corresponding bit in the result word when the source data is within a range.

Symbol	BCMP				
		<table border="1"> <tr><td>S</td></tr> <tr><td>B</td></tr> <tr><td>R</td></tr> </table>	S	B	R
S					
B					
R					

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
S	Source data	WORD	1
B	First word of block	WORD	32
R	Result word	UINT	1

B: First word of block

B	Lower limit value 0
B+1	Upper limit value 0
B+2	Lower limit value 1
B+3	Upper limit value 1
⋮	⋮
B+30	Lower limit value 15
B+31	Upper limit value 15

R: Result word



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										OK	OK					
B	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
D										---	OK					

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result word is 0000. (S is not within any of the 16 ranges.) OFF in all other cases.

Function

BCMP(068) compares the source data (S) to the 16 ranges defined by pairs of lower and upper limit values in B through B+31. The first word in each pair (B+2n) provides the lower limit and the second word (B+2n+1) provides the upper limit of range n (n = 0 to 15). If S is within any of these ranges (inclusive of the upper and lower limits), the corresponding bit in R is turned ON. If S is out of any these ranges, the corresponding bit in R is turned OFF.




For example, bit 00 of R is turned ON if S is within the first range ($B \leq S \leq B+1$), bit 01 of R is turned ON if S is within the second range ($B+2 \leq S \leq B+3$), ..., and bit 15 of R is turned ON if S is within the fifteenth range ($B+30 \leq S \leq B+31$). All other bits in R are turned OFF.

Note An error will not occur if the lower limit is greater than the upper limit, but 0 (not within the range) will be output to the corresponding bit of R.

Sample program

When CIO 0.00 is ON in the following example, BCMP compares the content of D100 with the 16 ranges defined in D200 through D231 and turns ON the corresponding bits in D300 when S is within the range or OFF when S is not within the range.



ZCP/ZCPL

Instruction	Mnemonic	Variations	Function code	Function
AREA RANGE COMPARE	ZCP	---	088	Compares a 16-bit unsigned binary value (CD) with the range defined by lower limit LL and upper limit UL. The results are output to the Arithmetic Flags.
DOUBLE AREA RANGE COMPARE	ZCPL	---	116	Compares a 32-bit unsigned binary value (CD+1, CD) with the range defined by lower limit (LL+1, LL) and upper limit (UL+1, UL). The results are output to the Arithmetic Flags.

Symbol	ZCP	ZCPL
	<p>CD: Comparison Data LL: Lower limit of range UL: Upper limit of range</p>	<p>CD: First word of Comparison Data LL: First word of Lower Limit UL: First word of Upper Limit</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ZCP	ZCPL	ZCP	ZCPL
CD	ZCP: Comparison data (one word of data) ZCPL: Comparison data (two words of data)	UINT	UDINT	1	2
LL	ZCP: Low limit ZCPL: Low limit leftmost word number	UINT	UDINT	1	2
UL	ZCP: High limit ZCPL: High limit rightmost word number	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
ZCP	CD, LL, UL	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
ZCPL	CD, LL, UL	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	OK	---	---	---	

Flags

Name	Label	Operation	
		ZCP	ZCPL
Error Flag	P_ER	ON if LL > UL.	ON if LL+1, LL > UL+1, UL.
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if CD > UL. OFF in all other cases. 	<ul style="list-style-type: none"> ON if CD > UL+1, UL. OFF in all other cases.
Greater Than or Equal Flag	P_GE	Left unchanged.	Left unchanged.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if LL ≤ CD ≤ UL. OFF in all other cases. 	<ul style="list-style-type: none"> ON if LL+1, LL ≤ CD+1, CD ≤ UL+1, UL. OFF in all other cases.
Not Equal Flag	P_NE	Left unchanged.	Left unchanged.
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if CD < LL. OFF in all other cases. 	<ul style="list-style-type: none"> ON if CD+1, CD < LL+1, LL. OFF in all other cases.
Less Than or Equal Flag	P_LE	Left unchanged.	Left unchanged.
Negative Flag	P_N	Left unchanged.	Left unchanged.

Function

● ZCP

ZCP(088) compares the 16-bit signed binary data in CD with the range defined by LL and UL and outputs the result to the Greater Than, Equals, and Less Than Flags in the Auxiliary Area. (The Less Than or Equal, Greater Than or Equal, and Not Equal Flags are left unchanged.)

When $CD > UL$ as shown below, the $>$ flag turns ON.

When $LL \leq CD \leq UL$, the $=$ flag turns ON. When $CD < LL$, the $<$ flag turns ON.

ZCP(088)Result	Flag status		
	$>$	$=$	$<$
$CD > UL$	ON	OFF	OFF
$CD = UL$	OFF	ON	
$LL < CD < UL$			
$CD = LL$			
$CD < LL$		OFF	ON

● ZCPL

ZCPL(116) compares the 32-bit signed binary data in CD+1, CD with the range defined by LL+1, LL and UL+1, UL and outputs the result to the Greater Than, Equals, and Less Than Flags in the Auxiliary Area. (The Less Than or Equal, Greater Than or Equal, and Not Equal Flags are left unchanged.)

When $CD+1, CD > UL+1, UL$ as shown below, the $>$ flag turns ON.


When $LL+1, LL \leq CD+1, CD \leq UL+1, UL$, the $=$ flag turns ON.

When $CD+1, CD < LL+1, LL$, the $<$ flag turns ON.

ZCPL(116)Result	Flag status		
	$>$	$=$	$<$
$CD+1, CD > UL+1, UL$	ON	OFF	OFF
$CD+1, CD = UL+1, UL$	OFF	ON	
$LL+1, LL < CD+1, CD < UL+1, UL$			
$CD+1, CD = LL+1, LL$			
$CD+1, CD < LL+1, LL$		OFF	ON

Precautions


- When ZCP(088)/ZCPL(116) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls ZCP(088)/ZCPL(116), as shown in the following diagram.



Arithmetic Flag
(Example: Equal Flag)

In this case, the Equals Flag and output A will be turned ON when $LL \leq CD \leq UL$.



- Do not program another instruction between ZCP(088)/ZCPL(116) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag.



Arithmetic Flag
(Example: Equal Flag)
In this case, the results of instruction B might change the results of ZCP(088)/ZCPL(116).

Sample program

- When CIO 0.00 is ON in the following example, the 16-bit unsigned binary data in D0 is compared to the range 0005 to 001F hex (5 to 31 decimal) and the result is output to the Arithmetic Flags.
CIO 20.00 is turned ON if $0005 \text{ hex} \leq \text{content of D0} \leq 001F \text{ hex}$.
CIO 20.01 is turned ON if the content of D0 $> 001F \text{ hex}$.
CIO 20.02 is turned ON if the content of D0 $< 0005 \text{ hex}$.



Data Movement Instructions

MOV/MOVL/MVN

Instruction	Mnemonic	Variations	Function code	Function
MOVE	MOV	@MOV, !MOV, !@MOV	021	Transfers a word of data to the specified word.
DOUBLE MOVE	MOVL	@MOVL	498	Transfers two words of data to the specified words.
MOVE NOT	MVN	@MVN	022	Transfers the complement of a word of data to the specified word.

Symbol	MOV	MOVL
	MVN	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		MOV / MVN	MOVL	MOV / MVN	MOVL
S	MOV / MVN: Source MOVL: First source word	WORD	DWORD	1	2
D	MOV / MVN: Destination MOVL: First destination word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
MOV/ MVN	S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
D	---															
MOVL	S									OK	---	OK				
D	---															


Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if the data being transferred (D) is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if the leftmost bit of the data being transferred (D) is 1. OFF in all other cases.

Function


● MOV

Transfers S to D. If S is a constant, the value can be used for a data setting.




● MOVL

MOVL(498) transfers S+1 and S to D+1 and D. If S+1 and S are constants, the value can be used for a data setting.



● MVN

MVN(022) inverts the bits in S and transfers the result to D. The content of S is left unchanged.




Precautions

MOV(021) has an immediate refreshing variation (!MOV(021)). A CPU Unit Built-in input bits can be specified for S and external output bits can be specified for D. Input bits used for S will be refreshed just before, and output bits used for D will be refreshed just after execution.



When CPU Unit Built-in input is specified for S, the value of S will be in-refreshed when the instruction is executed and transferred to D. When external output is specified for D, the value of S will be transferred to D and immediately out-refreshed when the instruction is executed. It is also possible to in-refresh S and out-refresh D at the same time.

Sample program


When CIO 0.00 is ON in the following example, the content of CIO 100 is copied to D100.



When CIO 0.00 is ON in the following example, the content of D101 and D100 are copied to D201 and D200.




When CIO 0.00 is ON in the following example, the status of the bits in CIO 100 is inverted and the result is copied to D100.



MOVB

Instruction	Mnemonic	Variations	Function code	Function
MOVE BIT	MOVB	@MOVB	082	Transfers the specified bit.

Symbol	MOVB	
		


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word or data	WORD	1
C	Control word	UINT	1
D	Destination word	WORD	1

C: Control Word



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S, C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the rightmost and leftmost two digits of C are not within the specified range of 00 to 0F. OFF in all other cases.

Function

MOVB(082) copies the specified bit (n) from S to the specified bit (m) in D.



Hint



The same word can be specified for both S and D to copy a bit within a word.

Precautions

The other bits in the destination word are left unchanged.


Sample program

When CIO 0.00 is ON in the following example, the 5th bit of the source word (W0) is copied to the 12th bit of the destination word (W100) in accordance with the control word's value of 0C05.



MOVD

Instruction	Mnemonic	Variations	Function code	Function
MOVE DIGIT	MOVD	@MOVD	083	Transfers the specified digit or digits. (Each digit is made up of 4 bits.)

Symbol	MOVB						
		<table border="1"> <tr> <td>S</td> <td>S: Source word or data</td> </tr> <tr> <td>C</td> <td>C: Control word</td> </tr> <tr> <td>D</td> <td>D: Destination word</td> </tr> </table>	S	S: Source word or data	C	C: Control word	D
S	S: Source word or data						
C	C: Control word						
D	D: Destination word						


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type	Size
S	Source word or data	WORD	1
C	Control word	UINT	1
D	Destination word	UINT	1

S: Source Word




The source digits are read from right to left, wrapping back to the rightmost digit (digit 0) if necessary.

D: Destination Word



The destination digits are written from right to left, wrapping back to the rightmost digit (digit 0) if necessary.

C: Control Word



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S, C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if one of the first three digits of C is not within the specified range of 0 to 3. OFF in all other cases.

Function

MOVB(082) copies the specified bit (n) from S to the specified bit (m) in D. The other bits in the destination word are left unchanged.





Precautions

If the number of digits being read or written exceeds the leftmost digit of S or D, MOVD(083) will wrap to the rightmost digit of the same word.

Sample program


When CIO 0.00 is ON in the following example, four digits of data are copied from W0 to W100. The transfer begins with the digit 1 of W0 and digit 0 of W100, in accordance with the control word's value of 31.



Note After reading the leftmost digit of S (digit 3), MOVD(083) wraps to the rightmost digit (digit 0).


● Example of transferring multiple digits

The following diagram shows examples of data transfers for various values of C.



XFRB

Instruction	Mnemonic	Variations	Function code	Function
MULTIPLE BIT TRANSFER	XFRB	@XFRB	062	Transfers the specified number of consecutive bits.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
C	Control word	UINT	1
S	First source word	WORD	Variable
D	First destination word	WORD	Variable

C: Control Word




D: First destination Word



Note The source words and the destination words must be in the same data area respectively.

S: First Source Word



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
S, D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	


Flags

Name	Label	Operation
Error Flag	P_ER	OFF

Function

XFRB(062) transfers up to 255 consecutive bits from the source words (beginning with bit l of S) to the destination words (beginning with bit m of D).

The beginning bits and number of bits are specified in C, as shown in the following diagram.



Hint


- Up to 255 bits of data can be transferred per execution of XFRB(062).
- It is possible for the source words and destination words to overlap. By transferring data overlapping several words, the data can be packed more efficiently in the data area. (This is particularly useful when handling position data for position control.)
- Since the source words and destination words can overlap, XFRB(062) can be combined with ANDW(034) to shift m bits by n spaces.

Precautions

- Be sure that the source words and destination words do not exceed the end of the data area.
- When the number of transfer bits (n of C) is 0, transfer does not take place.
- Bits in the destination words that are not overwritten by the source bits are left unchanged.

Sample program

When CIO 0.00 is ON in the following example, the 20 bits beginning with W0.06 are copied to the 20 bits beginning with W100.



XFER

Instruction	Mnemonic	Variations	Function code	Function
BLOCK TRANSFER	XFER	@XFER	070	Transfers the specified number of consecutive words.

Symbol	XFER	

Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	Number of words	UINT	1
S	First source word	WORD	Variable
D	First destination word	WORD	Variable

N: Number of Words

Specifies the number of words to be transferred. The possible range for N is 0000 to FFFF (0 to 65,535 decimal).



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
S, D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF


Function

XFER(070) copies N words beginning with S (S to S+(N-1)) to the N words beginning with D (D to D+(N-1)).




Hint

- It is possible for the source words and destination words to overlap, so XFER(070) can perform word-shift operations.
- The specified source and destination data areas can overlap (word shift).




Precautions

- Be sure that the source words (S to S+N-1) and destination words (D to D+N-1) do not exceed the end of the data area.
- Some time will be required to complete XFER(070) when a large number of words is being transferred. Even if an interrupt occurs, execution of this instruction will not be interrupted and execution of the interrupt task will be started after execution of XFER(070) has been completed. If power is interrupted during execution of XFER(070), execution may not be completed, i.e., all of the specified data may not be transferred.



Sample Program

When CIO 0.00 is ON in the following example, the 10 words D100 through D109 are copied to D200 through D209.



BSET

Instruction	Mnemonic	Variations	Function code	Function
BLOCK SET	BSET	@BSET	071	Copies the same word to a range of consecutive words.

Symbol	BSET	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type	Size
S	Source word	WORD	1
St	Starting word	WORD	Variable
E	End word	WORD	Variable

St: Starting Word

Specifies the first word in the destination range.

E: End Word

Specifies the last word in the destination range.



Note St and E must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
St, E	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if St is greater than E. OFF in all other cases.


Function

BSET(071) copies the same source word (S) to all of the destination words in the range St to E.




Precautions

- Some time will be required to complete BSET(071) when a large number of words is being set. Even if an interrupt occurs, execution of this instruction will not be interrupted and execution of the interrupt task will be started after execution of BSET(071) has been completed. If power is interrupted during execution of BSET(071), execution may not be completed, i.e., all of the specified words may not be set. One BSET(071) instruction can be replaced with two BSET(071) instructions to help avoid this problem.




Sample program

When CIO 0.00 is ON in the following example, the source data in D100 is copied to D200 through D209.



XCHG

Instruction	Mnemonic	Variations	Function code	Function
DATA EXCHANGE	XCHG	@XCHG	073	Exchanges the contents of the two specified words.

Symbol	XCHG	
		E1: First exchange word E2: Second exchange word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
E1	First exchange word	WORD	1
E2	Second exchange word	WORD	1

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
E1,E2	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	Unchanged
Equals Flag	P_EQ	Unchanged
Negative Flag	P_N	Unchanged


Function

XCHG(073) exchanges the contents of E1 and E2.




Hint

To exchange 3 or more words, use XFER(070) to transfer the words to a third set of words (a buffer) as shown in this diagram.



Sample program

When CIO 0.00 is ON in this example, the content of D100 is exchanged with the content of D200.



DIST

Instruction	Mnemonic	Variations	Function code	Function
SINGLE WORD DISTRIBUTE	DIST	@DIST	080	Transfers the source word to a destination word calculated by adding an offset value to the base address.

Symbol	DIST	
		<p>S: Source word</p> <p>Bs: Destination base address</p> <p>Of: Offset</p>


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
Bs	Destination base address	WORD	1
Of	Offset	UINT	1

Bs: Destination Base Address



Of: Offset

The offset can be any value from 0000 to FFFF (0 to 65,535 decimal).

Note Bs and Bs+Of must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
Bs	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
Of	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the source data is 0000. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if the leftmost bit of the source data is 1. OFF in all other cases.

Function

DIST(080) copies S to the destination word calculated by adding Of to Bs.



Hint


The same DIST(080) instruction can be used to distribute the source word to various words in the data area by changing the value of Of.

Precautions

Be sure that the offset does not exceed the end of the data area, i.e., Bs and Bs+Of are in the same data area.

Sample program

When CIO 0.00 is ON in this example, the contents of D100 will be copied to D210 (D200 + 10) if the contents of D300 is 10 (0A hexadecimal). The contents of D100 can be copied to other words by changing the offset in D300.



COLL

Instruction	Mnemonic	Variations	Function code	Function
DATA COLLECT	COLL	@COLL	081	Transfers the source word (calculated by adding an offset value to the base address) to the destination word.

Symbol	COLL								
		<table border="1"> <tr> <td>COLL(081)</td> <td></td> </tr> <tr> <td>Bs</td> <td>Bs: Source base address</td> </tr> <tr> <td>Of</td> <td>Of: Offset</td> </tr> <tr> <td>D</td> <td>D: Destination word</td> </tr> </table>	COLL(081)		Bs	Bs: Source base address	Of	Of: Offset	D
COLL(081)									
Bs	Bs: Source base address								
Of	Of: Offset								
D	D: Destination word								


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
Bs	Source base address	WORD	1
Of	Offset	WORD	1
D	Destination word	WORD	1

Bs: Source Base Address



Of: Offset

The offset can be any value from 0000 to FFFF (0 to 65,535 decimal).

Note Bs and Bs+Of must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
Bs										---	---					
Of	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK			OK	---	---	---
D										---	OK					

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the source data is 0000. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if the leftmost bit of the source data is 1. OFF in all other cases.

Function

COLL(081) copies the source word (calculated by adding Of to Bs) to the destination word.



Hint


The same COLL(081) instruction can be used to collect data from various source words in the data area by changing the value of Of.

Precautions

Be sure that the offset does not exceed the end of the data area, i.e., Bs and Bs+Of are in the same data area.



Sample program

When CIO 0.00 is ON in the following example, the contents of D110 (D100 + 10) will be copied to D300 if the content of D200 is 10 (0A hexadecimal). The contents of other words can be copied to D300 by changing the offset in D200.



MOVR/MOVRW

Instruction	Mnemonic	Variations	Function code	Function
MOVE TO REGISTER	MOVR	@MOVR	560	Sets the PLC memory address of the specified word, bit, or timer/counter Completion Flag in the specified Index Register.
MOVE TIMER/COUNTER PV TO REGISTER	MOVRW	@MOVRW	561	Sets the PLC memory address of the specified timer or counter's PV in the specified Index Register.

Symbol	MOVR	MOVRW
		

Applicable Program Areas

● MOVR

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

● MOVRW

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	OK	OK	OK

Operands

Operand	Description	Data type		Size
		MOVR	MOVRW	
S	MOVR: Source (desired word or bit) MOVRW: Source (desired TC number)	BOOL	UINT	1
D	Destination	WORD	WORD	2

● Operand Specifications

Area		Word addresses						Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
		CIO	WR	HR	AR	T	C	DM	@DM		*DM	DR	IR			
MOVR	S	OK	OK	OK	OK	OK	OK	---	---	---	---	---	---	---	---	---
	D	---	---	---	---	---	---	---	---	---	---	OK	---	---	---	---
MOVRW	S	---	---	---	---	OK	OK	---	---	---	---	---	---	---	---	---
	D	---	---	---	---	---	---	---	---	---	---	OK	---	---	---	---


Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	OFF
Negative Flag	N	OFF

Function


● MOVR

MOVR(560) finds the PLC memory address (absolute address) of S and writes that address in D (an Index Register).



● MOVRW

MOVRW(561) finds the PLC memory address for the PV of the timer or counter specified in S and writes that address in D (an Index Register).



Precautions

MOVR(560) and MOVRW(561) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

● MOVR


- The internal I/O memory address (excluding the timer/counter PV) is set in the index register (IR0 to 15) using this instruction.
- If S is specified using a regular I/O memory address (address based on area type), this will be automatically converted to an internal I/O memory address and stored in D.
- If a timer or counter is specified in S, MOVR(560) will write the PLC memory address of the timer/counter Completion Flag in D.
- MOVR(560) cannot set the PLC memory addresses of timer/counter PVs. Use MOVRW(561) to set the PLC memory addresses of timer/counter PVs.
- The contents of an index register in an interrupt task is not predictable until it is set. Be sure to set a register using MOVR(560) in an interrupt task before using the register.
- Any changes to the contents of an IR or DR made in an interrupt task will not affect the contents of the register in a cyclic task.

● MOVRW


- MOVRW(561) will set the PLC memory address of the timer or counter's PV in D.
- Use MOVRW(561) to write the PLC memory address of the timer/counter PV in D.
- MOVRW(561) cannot set the PLC memory addresses of data area words, bits, or timer/counter Completion Flags. Use MOVR(560) to set these PLC memory addresses.

Example Programming

When CIO 0.00 is ON in the following example, MOVR(560) writes the PLC memory address of CIO 20 to IR0.



When CIO 0.00 is ON in the following example, MOVRW(561) writes the PLC memory address for the PV of timer T0 to IR1.




Refer to the *CP2E CPU Unit Software User's Manual (W614)* for specific PLC memory addresses.

Data Shift Instructions

SFT

Instruction	Mnemonic	Variations	Function code	Function
SHIFT REGISTER	SFT	---	010	Operates a shift register.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
St	Starting word	UINT	Variable
E	End word	UINT	Variable

● Operand Specifications


Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
St,E	OK	OK	OK	---	---	---	---	---	---	---	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF

Function

- When the execution condition on the shift input changes from OFF to ON, all the data from St to E is shifted to the left by one bit (from the rightmost bit to the leftmost bit), and the ON/OFF status of the data input is placed in the rightmost bit.




Precautions

- Do not use more than one SFT(010) instructions with overlapping shift words. The results will not be dependable.
- St and E must be in the same data area.
- The bit data shifted out of the shift register is discarded.
- When the reset input turns ON, all bits in the shift register from the rightmost designated word (St) to the leftmost designated word (E) will be reset (i.e., set to 0). The reset input takes priority over other inputs.
- St must be less than or equal to E, but even when St is set to greater than E an error will not occur and one word of data in St will be shifted.

Sample program


● Shift Register Exceeding 16 Bits

The following example shows a 48-bit shift register using words CIO 128 to CIO 130. A 1-s clock pulse is used so that the execution condition produced by CIO 0.05 is shifted into a 3-word register between CIO 128.00 and CIO 130.15 every second.



SFTR

Instruction	Mnemonic	Variations	Function code	Function
REVERSIBLE SHIFT REGISTER	SFTR	@SFTR	084	Creates a shift register that shifts data to either the right or the left.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
C	Control word	UINT	1
St	Starting word	UINT	Variable
E	End word	UINT	Variable

C: Control Word



Note St and E must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
St,E	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON when St is greater than E. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when 1 is shifted into it. OFF when 0 is shifted into it. OFF when reset is set to 1.

Function

When the execution condition of the shift input bit (bit 14 of C) changes to ON, all the data from St to E is moved in the designated shift direction (designated by bit 12 of C) by 1 bit, and the ON/OFF status of the data input is placed in the rightmost or leftmost bit. The bit data shifted out of the shift register is placed in the Carry Flag (CY)




- Note** • The above shift operations are applicable when the reset bit (bit 15 of C) is set to OFF.
- When reset (bit 15 of C) turns ON all bits in the shift register, from St to E will be reset (i.e., set to 0).

Sample program

- Shifting Data

If shift input W0.14 goes ON when CIO 0.00 is ON, and the reset bit W0.15 is OFF, words CIO 100 through CIO 102 will shift one bit in the direction designated by W0.12 (e.g., 1: Right) and the contents of input bit W0.13 will be shifted into the rightmost bit, CIO 100.00. The contents of CIO 102.15 will be shifted to the Carry Flag (CY).




- Resetting Data

If W0.14 is ON when CIO 0.00 is ON, and the reset bit, W0.15, is ON, words CIO 100 through CIO 102 and the Carry Flag will be reset to OFF.


● Controlling Data

Resetting Data




All bits from St to E and the Carry Flag are set to 0 and no other data can be received when the reset input bit (bit 15 of C) is ON.

Shifting Data Left (from Rightmost to Leftmost Bit)



When the shift input bit (bit 14 of C) is ON, the contents of the input bit (bit 13 of C) is shifted to bit 00 of the starting word, and each bit thereafter is shifted one bit to the left. The status of bit 15 of the end word is shifted to the Carry Flag.

Shifting Data Right (from Leftmost to Rightmost Bit)



When the shift input bit (bit 14 of C) is ON, the contents of the input bit (bit 13 of C) (I/O) is shifted to bit 15 on the end word, and each bit thereafter is shifted one bit to the right. The status of bit 00 of the starting word is shifted to the Carry Flag.

WSFT

Instruction	Mnemonic	Variations	Function code	Function
WORD SHIFT	WSFT	@WSFT	016	Shifts data between St and E in word units.

Symbol	WSFT	
		S: Source word St: Starting word E: End word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Control word	WORD	1
St	Starting word	UINT	Variable
E	End word	UINT	Variable

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
St,E	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON when St is greater than E. OFF in all other cases.

Function

WSFT(016) shifts data from St to E in word units and the data from the source word S is placed into St. The contents of E is lost.




Precautions

- St and E must be in the same data area.
- When large amounts of data are shifted, the instruction execution time is quite long. Be sure that the power is not cut while WSFT(016) is being executed, causing the shift operation to stop halfway through.

Sample program

When CIO 0.00 is ON, data from CIO 100 through CIO 102 will be shifted one word toward E. The contents of W0 will be stored in CIO 100 and the contents of CIO 102 will be lost.



ASL/ASLL

Instruction	Mnemonic	Variations	Function code	Function
ARITHMETIC SHIFT LEFT	ASL	@ASL	025	Shifts the contents of Wd one bit to the left.
DOUBLE SHIFT LEFT	ASLL	@ASLL	570	Shifts the contents of Wd and Wd +1 one bit to the left.

Symbol	ASL	ASLL
	 Wd: Word	 Wd: Word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ASL	ASLL	ASL	ASLL
Wd	Word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
ASL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
ASLL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---


Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	<ul style="list-style-type: none"> ON when the shift result is 0. OFF in all other cases.
Carry Flag	CY	<ul style="list-style-type: none"> ON when 1 is shifted into the Carry Flag (CY). OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON when the leftmost bit is 1 as a result of the shift. OFF in all other cases.

Function


● ASL

ASL(025) shifts the contents of Wd one bit to the left (from rightmost bit to leftmost bit). "0" is placed in the rightmost bit and the data from the leftmost bit is shifted into the Carry Flag (CY).



● ASLL

ASLL(570) shifts the contents of Wd and Wd +1 one bit to the left (from rightmost bit to leftmost bit). "0" is placed in the rightmost bit of Wd and the contents of the leftmost bit of Wd and Wd +1 are shifted into the Carry Flag (CY).




Precautions


ASLL(570) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming

When CIO 0.00 is ON, CIO 100 will be shifted one bit to the left. "0" will be placed in CIO 100.00 and the contents of CIO 100.15 will be shifted to the Carry Flag (CY).





When CIO 0.00 is ON, word CIO 100 and CIO 101 will shift one bit to the left. "0" is placed into CIO 100.00 and the contents of CIO 101.15 will be shifted to the Carry Flag (CY).



ASR/ASRL

Instruction	Mnemonic	Variations	Function code	Function
ARITHMETIC SHIFT RIGHT	ASR	@ASR	026	Shifts the contents of Wd one bit to the right.
DOUBLE SHIFT RIGHT	ASRL	@ASRL	571	Shifts the contents of Wd and Wd +1 one bit to the right.

Symbol	ASR	ASRL
	 Wd: Word	 Wd: Word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ASR	ASRL	ASR	ASRL
Wd	Word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
ASR	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
ASRL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---


Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	<ul style="list-style-type: none"> ON when the shift result is 0. OFF in all other cases.
Carry Flag	CY	<ul style="list-style-type: none"> ON when 1 is shifted into the Carry Flag (CY). OFF in all other cases.
Negative Flag	N	OFF

Function


● ASR

ASR(026) shifts the contents of Wd one bit to the right (from leftmost bit to rightmost bit). "0" will be placed in the leftmost bit and the contents of the rightmost bit will be shifted into the Carry Flag (CY).



● ASRL

ASRL(571) shifts the contents of Wd and Wd +1 one bit to the right (from leftmost bit to rightmost bit). "0" will be placed in the leftmost bit of Wd +1 and the contents of the rightmost bit of Wd will be shifted into the Carry Flag (CY).




Precautions


ASRL(571) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming

When CIO 0.00 is ON, word CIO 100 will shift one bit to the right. "0" will be placed in CIO 100.15 and the contents of CIO 100.00 will be shifted to the Carry Flag (CY).



When CIO 0.00 is ON, word CIO 100 and CIO 101 will shift one bit to the right. "0" will be placed into CIO 100.15 and the contents of CIO 100.00 will be shifted to the Carry Flag (CY).



ROL/ROLL

Instruction	Mnemonic	Variations	Function code	Function
ROTATE LEFT	ROL	@ROL	027	Shifts all Wd bits one bit to the left including the Carry Flag (CY).
DOUBLE ROTATE LEFT	ROLL	@ROLL	572	Shifts all Wd and Wd + 1 bits one bit to the left including the Carry Flag (CY).

Symbol	ROL	ROLL
	 Wd: Word	 Wd: Word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ROL	ROLL	ROL	ROLL
Wd	Word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
ROL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
ROLL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---


Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	<ul style="list-style-type: none"> ON when the shift result is 0. OFF in all other cases.
Carry Flag	CY	<ul style="list-style-type: none"> ON when 1 is shifted into the Carry Flag (CY). OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON when the leftmost bit is 1 as a result of the shift. OFF in all other cases.

Function


● ROL

ROL(027) shifts all bits of Wd including the Carry Flag (CY) to the left (from rightmost bit to leftmost bit).



● ROLL

ROLL(572) shifts all bits of Wd and Wd + 1 including the Carry Flag (CY) to the left (from rightmost bit to leftmost bit).



Hint


It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

Precautions


ROLL(572) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming

When CIO 0.00 is ON, word CIO 100 and the Carry Flag (CY) will shift one bit to the left. The contents of CIO 100.15 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 100.00.



When CIO 0.00 is ON, word CIO 100, CIO 101 and the Carry Flag (CY) will shift one bit to the left. The contents of CIO 100.15 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 100.00.



ROR/RORL

Instruction	Mnemonic	Variations	Function code	Function
ROTATE RIGHT	ROR	@ROR	028	Shifts all Wd bits one bit to the right including the Carry Flag (CY).
DOUBLE ROTATE RIGHT	RORL	@RORL	573	Shifts all Wd and Wd + 1 bits one bit to the right including the Carry Flag (CY).

Symbol	ROR	RORL
	 Wd: Word	 Wd: Word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ROR	RORL	ROR	RORL
Wd	Word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	EM	@DM	*DM	DR		IR	Indirect using IR				
ROR	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
RORL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---


Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	<ul style="list-style-type: none"> ON when the shift result is 0. OFF in all other cases.
Carry Flag	CY	<ul style="list-style-type: none"> ON when 1 is shifted into the Carry Flag (CY). OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON when the leftmost bit is 1 as a result of the shift. OFF in all other cases.

Function


● ROR

ROR(028) shifts all bits of Wd including the Carry Flag (CY) to the right (from leftmost bit to rightmost bit).



● RORL

RORL(573) shifts all bits of Wd and Wd +1 including the Carry Flag (CY) to the right (from leftmost bit to rightmost bit).



Hint


It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

Precautions


RORL(573) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming

When CIO 0.00 is ON, word CIO 100 and the Carry Flag (CY) will shift one bit to the right. The contents of CIO 100.00 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 100.15.



When CIO 0.00 is ON, word CIO 100, CIO 101 and the Carry Flag (CY) will shift one bit to the right. The contents of CIO 101.00 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 101.15.



SLD/SRD

Instruction	Mnemonic	Variations	Function code	Function
ONE DIGIT SHIFT LEFT	SLD	@SLD	074	Shifts data by one digit (4 bits) to the left.
ONE DIGIT SHIFT RIGHT	SRD	@SRD	075	Shifts data by one digit (4 bits) to the right.

Symbol	SLD	SRD

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
St	Starting Word	UINT	Variable
E	End Word	UINT	Variable

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
St,E	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON when St is greater than E. OFF in all other cases.

Function

● SLD

SLD(074) shifts data between St and E by one digit (4 bits) to the left. "0" is placed in the rightmost digit (bits 3 to 0 of St), and the content of the leftmost digit (bits 15 to 12 of E) is lost.


● SRD

SRD(075) shifts data between St and E by one digit (4 bits) to the right. "0" is placed in the leftmost digit (bits 15 to 12 of E), and the content of the rightmost digit (bits 3 to 0 of St) is lost.


Precautions

- St and E must be in the same data area.
- When large amounts of data are shifted, the instruction execution time is quite long. Be sure that the power is not cut while SLD(074) and SRD(075) is being executed, causing the shift operation to stop half-way through.

■ SLD





■ SRD



Sample program



● SLD

When CIO 0.00 is ON, words CIO 100 through CIO 102 will shift by one digit (4 bits) to the left. A zero will be placed in bits 0 to 3 of word CIO 100 and the contents of bits 12 to 15 of CIO 102 will be lost.



● SRD

When CIO 0.00 is ON, words CIO 100 through CIO 102 will shift by one digit (4 bits) to the right. A zero will be placed in bits 12 to 15 of CIO 102 and the contents of bits 0 to 3 of word CIO 100 will be lost.



NASL/NSLL

Instruction	Mnemonic	Variations	Function code	Function
SHIFT N-BITS LEFT	NASL	@NASL	580	Shifts the specified 16 bits of word data to the left by the specified number of bits.
DOUBLE SHIFT N-BITS LEFT	NSLL	@NSLL	582	Shifts the specified 32 bits of word data to the left by the specified number of bits.

Symbol	NASL	NSLL
	<p>NASL(580) D: Shift word C: Control word</p>	<p>NSLL(582) D: Shift word C: Control word</p>

Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type		Size	
		NASL	NSLL	NASL	NSLL
D	Shift Word	UINT	UDINT	1	2
C	Control word	UINT	UDINT	1	1

C: Control word

■ NASL



■ NSLL



● Operand Specifications

Area		Word addresses								Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
		CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
NASL	D											---	OK					
	C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---		
NSLL	D											---	---					
	C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK						


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON when the control word C (the number of bits to shift) is not within range. • OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> • ON when the shift result is 0. • OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> • ON when 1 is shifted into the Carry Flag (CY). • OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> • ON when the leftmost bit is 1 as a result of the shift. • OFF in all other cases.

Function


● NASL

NASL(580) shifts D (the shift word) by the specified number of binary bits (specified in C) to the left (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.



● NSLL

NSLL(582) shifts D and D+1 (the shift words) by the specified number of binary bits (specified in C) to the left (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.




Precautions


- For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is lost.
- When the number of bits to shift (specified in C) is "0," the data will not be shifted. The appropriate flags will turn ON and OFF, however, according to data in the specified word.

Sample program

When CIO 0.00 is ON, The contents of CIO 100 is shifted 10 bits to the left (from the rightmost bit to the leftmost bit). The number of bits to shift is specified in bits 0 to 7 of word W0 (control data). The contents of bit 0 of CIO 100 is copied into bits from which data was shifted and the contents of the rightmost bit which was shifted out of range is shifted into the Carry Flag (CY). All other data is lost.




When CIO 0.00 is ON, CIO 100 and CIO 101 will be shifted to the left (from the rightmost bit to the leftmost bit) by 10 bits. The number of bits to shift is specified in bits 0 to 7 of W0 (control data). The contents of bit 0 of CIO 100 is copied into bits from which data was shifted and the contents of the rightmost bit which was shifted out of range is shifted into the Carry Flag (CY). All other data is lost.



NASR/NSRL

Instruction	Mnemonic	Variations	Function code	Function
SHIFT N-BITS RIGHT	NASR	@NASR	581	Shifts the specified 16 bits of word data to the right by the specified number of bits.
DOUBLE SHIFT N-BITS RIGHT	NSRL	@NSRL	583	Shifts the specified 32 bits of word data to the right by the specified number of bits.



Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type		Size	
		NASR	NSRL	NASR	NSRL
D	Shift Word	UINT	UDINT	1	2
C	Control word	UINT	UDINT	1	1

C: Control word

■ NASR



■ NSRL



● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
NASR	D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
	C										OK						
NSRL	D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
	C										OK						


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON when the control word C (the number of bits to shift) is not within range. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the shift result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when 1 is shifted into the Carry Flag (CY). OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit is 1 as a result of the shift. OFF in all other cases.

Function


● NASR

NASR(581) shifts D (the shift word) by the specified number of binary bits (specified in C) to the right (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.



● NSRL

NSRL(583) shifts D and D+1 (the shift words) by the specified number of binary bits (specified in C) to the right (from the leftmost bit to the rightmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.




Precautions


- For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is discarded.
- When the number of bits to shift (specified in C) is "0," the data will not be shifted. The appropriate flags will turn ON and OFF, however, according to data in the specified word.

Sample program

- When CIO 0.00 is ON, CIO 100 will be shifted 10 bits to the right (from the leftmost bit to the rightmost bit). The number of bits to shift is specified in bits 0 to 7 of W0. The contents of bit 15 of CIO 100 is copied into the bits from which data was shifted and the contents of the leftmost bit of data which was shifted out of range, is shifted into the Carry Flag (CY). All other data is lost.





- When CIO 0.00 is ON, CIO 100 and CIO 101 will be shifted 10 bits to the right (from the leftmost bit to the rightmost bit). The number of bits to shift is specified in bits 0 to 7 of W0 (control data). The contents of bit 15 of CIO will be copied into the bits from which data was shifted and the contents of the leftmost bit of data which was shifted out of range will be shifted into the Carry Flag (CY). All other data is lost.



Increment/Decrement Instructions

++/++L

Instruction	Mnemonic	Variations	Function code	Function
INCREMENT BINARY	++	@++	590	Increments the 4-digit hexadecimal content of the specified word by 1.
DOUBLE INCREMENT BINARY	++L	@++L	591	Increments the 8-digit hexadecimal content of the specified words by 1.

Symbol	++	++L
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		++	++L	++	++L
Wd	++: Word ++L: First word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
++	Wd	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
++L		OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000/0000 0000 after execution. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON if a digit in Wd/Wd+1 or Wd went from F to 0 during execution. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if bit 15 of Wd/Wd+1 is ON after execution. OFF in all other cases.

Function


● ++

The ++(590) instruction adds 1 to the binary content of Wd. The specified word will be incremented by 1 every cycle as long as the execution condition of ++(590) is ON. When the up-differentiated variation of this instruction (@++(590)) is used, the specified word is incremented only when the execution condition has gone from OFF to ON.



● ++L


The ++L(591) instruction adds 1 to the 8-digit hexadecimal content of Wd+1 and Wd. The content of the specified words will be incremented by 1 every cycle as long as the execution condition of ++L(591) is ON. When the up-differentiated variation of this instruction (@++L(591)) is used, the content of the specified words is incremented only when the execution condition has gone from OFF to ON.




Sample program

● Operation of ++(590)/++L(591)

In the following example, the content of D100 will be incremented by 1 every cycle as long as CIO 0.00 is ON.




In the following example, the content of D100 will be incremented by 1 every cycle as long as CIO 0.00 is ON.




● Operation of @++(590)/@++L(591)

The up-differentiated variation is used in the following example, so the content of D100 will be incremented by 1 only when CIO 0.00 has gone from OFF to ON.



The up-differentiated variation is used in the following example, so the content of D101 and D100 will be incremented by 1 only when CIO 0.00 has gone from OFF to ON.



--/--L

Instruction	Mnemonic	Variations	Function code	Function
DECREMENT BINARY	--	@--	592	Decrements the 4-digit hexadecimal content of the specified word by 1.
DOUBLE DECREMENT BINARY	--L	@--L	593	Decrements the 8-digit hexadecimal content of the specified words by 1.

Symbol	--	--L

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		--	--L	--	--L
Wd	--: Word --L: First word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
--	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
--L											---	---	OK			

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000/0000 0000 after execution. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON if a digit in Wd/Wd+1 or Wd went from 0 to F during execution. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if bit 15 of Wd/Wd+1 is ON after execution. OFF in all other cases.

Function


● --

The --(592) instruction subtracts 1 from the binary content of Wd. The specified word will be decremented by 1 every cycle as long as the execution condition of --(592) is ON. When the up-differentiated variation of this instruction (@ --(592)) is used, the specified word is decremented only when the execution condition has gone from OFF to ON.



● --L

The --L(593) instruction subtracts 1 from the 8-digit hexadecimal content of Wd+1 and Wd. The content of the specified words will be decremented by 1 every cycle as long as the execution condition of --L(593) is ON. When the up-differentiated variation of this instruction (@ --L(593)) is used, the content of the specified words is decremented only when the execution condition has gone from OFF to ON.




Sample program

● Operation of --(592)/--L(593)

The up-differentiated variation is used in the following example, so the content of D100 will be decremented by 1 only when CIO 0.00 has gone from OFF to ON.



In the following example, the 8-digit hexadecimal content of D101 and D100 will be decremented by 1 every cycle as long as CIO 0.00 is ON.




● Operation of @--(592)/@--L(593)

In the following example, the content of D100 will be decremented by 1 every cycle as long as CIO 0.00 is ON.



The up-differentiated variation is used in the following example, so the content of D101 and D100 will be decremented by 1 only when CIO 0.00 has gone from OFF to ON.



++B/++BL

Instruction	Mnemonic	Variations	Function code	Function
INCREMENT BCD	++B	@++B	594	Increments the 4-digit BCD content of the specified word by 1.
DOUBLE INCREMENT BCD	++BL	@++BL	595	Increments the 8-digit BCD content of the specified words by 1.

Symbol	++B	++BL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		++	++L	++	++L
Wd	++B: Word ++BL: First word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
++B	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---	
++BL		---	---	OK	---	---	---	---	---								


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the content of Wd/Wd+1 and Wd is not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000/0000 0000 after execution. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON if a digit in Wd/Wd+1 or Wd went from 9 to 0 during execution. OFF in all other cases.

Function


● ++B

The ++B(594) instruction adds 1 to the BCD content of Wd. The specified word will be incremented by 1 every cycle as long as the execution condition of ++B(594) is ON. When the up-differentiated variation of this instruction (@++B(594)) is used, the specified word is incremented only when the execution condition has gone from OFF to ON.



● ++BL


The ++BL(595) instruction adds 1 to the 8-digit BCD content of Wd+1 and Wd. The content of the specified words will be incremented by 1 every cycle as long as the execution condition of ++BL(595) is ON. When the up-differentiated variation of this instruction (@++BL(595)) is used, the content of the specified words is incremented only when the execution condition has gone from OFF to ON.




Sample program

● Operation of ++B(594)/++BL(595)

In the following example, the BCD content of D100 will be incremented by 1 every cycle as long as CIO 0.00 is ON.




In the following example, the 8-digit BCD content of D101 and D100 will be incremented by 1 every cycle as long as CIO 0.00 is ON.




● **Operation of @++B(594)/@++BL(595)**

The up-differentiated variation is used in the following example, so the content of D100 will be incremented by 1 only when CIO 0.00 has gone from OFF to ON.



The up-differentiated variation is used in the following example, so the BCD content of D101 and D100 will be incremented by 1 only when CIO 0.00 has gone from OFF to ON.



--B/--BL

Instruction	Mnemonic	Variations	Function code	Function
DECREMENT BCD	--B	@--B	596	Decrements the 4-digit BCD content of the specified word by 1.
DOUBLE DECREMENT BCD	--BL	@--BL	597	Decrements the 8-digit BCD content of the specified words by 1.

Symbol	--B	--BL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		--	--L	--	--L
Wd	--B: Word --BL: First word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
--B --BL	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	OK ---	---	OK	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the content of Wd/Wd+1 and Wd is not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000/0000 0000 after execution. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON if a digit in Wd/Wd+1 or Wd went from 0 to 9 during execution. OFF in all other cases.

Function


● --B

The --B(596) instruction subtracts 1 from the BCD content of Wd. The specified word will be decremented by 1 every cycle as long as the execution condition of --B(596) is ON. When the up-differentiated variation of this instruction (@--B(596)) is used, the specified word is decremented only when the execution condition has gone from OFF to ON.



● --BL


The --BL(597) instruction subtracts 1 from the 8-digit BCD content of Wd+1 and Wd. The content of the specified words will be decremented by 1 every cycle as long as the execution condition of --BL(597) is ON. When the up-differentiated variation of this instruction (@--BL(597)) is used, the content of the specified words is decremented only when the execution condition has gone from OFF to ON.




Sample program

● Operation of --B(596)/--BL(597)

In the following example, the BCD content of D100 will be decremented by 1 every cycle as long as CIO 0.00 is ON.




In the following example, the 8-digit BCD content of D101 and D100 will be decremented by 1 every cycle as long as CIO 0.00 is ON.




● Operation of @--B(596)/@--BL(597)

The up-differentiated variation is used in the following example, so the BCD content of D100 will be decremented by 1 only when CIO 0.00 has gone from OFF to ON.



The up-differentiated variation is used in the following example, so the BCD content of D101 and D100 will be decremented by 1 only when CIO 0.00 has gone from OFF to ON.



Symbol Math Instructions

+/+L

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY ADD WITHOUT CARRY	+	@+	400	Adds 4-digit (single-word) hexadecimal data and/or constants.
DOUBLE SIGNED BINARY ADD WITHOUT CARRY	+L	@+L	401	Adds 8-digit (double-word) hexadecimal data and/or constants.

Symbol	+		+L	
		Au: Augend word Ad: Addend word R: Result word		Au: 1st augend word Ad: 1st addend word R: 1st result word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		+	+L	+	+L
Au	+: Augend word +L: First augend word	INT	DINT	1	2
Ad	+: Addend word +L: First addend word	INT	DINT	1	2
R	+: Result word +L: First result word	INT	DINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits											
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR															
+	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---												
	R										---																	
+L	Au, Ad										OK	OK	OK				OK	OK	OK	OK	OK	OK	OK	---	OK	OK	---	---
	R																						---					


Flags

Name	Label	Operation	
		+	+L
Error Flag	P_ER	OFF	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases.
Overflow Flag	P_OF	<ul style="list-style-type: none"> ON when the result of adding two positive numbers is in the range 8000 to FFFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of adding two positive numbers is in the range 80000000 to FFFFFFFF hex. OFF in all other cases.
Underflow Flag	P_UF	<ul style="list-style-type: none"> ON when the result of adding two negative numbers is in the range 0000 to 7FFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of adding two negative numbers is in the range 00000000 to 7FFFFFFF hex. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function


● +

+ (400) adds the binary values in Au and Ad and outputs the result to R.




● +L


+L (401) adds the binary values in Au and Au+1 and Ad and Ad+1 and outputs the result to R.



Sample program



When CIO 0.00 is ON in this example, D100 and D110 will be added as 4-digit signed binary values and the result will be output to D120.



When CIO 0.00 is ON, D101 and D100 and D111 and D110 will be added as 8-digit signed binary values and the result will be output to D121 and D120.

+C/+CL

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY ADD WITH CARRY	+C	@+C	402	Adds 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY).
DOUBLE SIGNED BINARY ADD WITH CARRY	+CL	@+CL	403	Adds 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).

Symbol	+C	+CL
	<p>Au: Augend word Ad: Addend word R: Result word</p>	<p>Au: 1st augend word Ad: 1st addend word R: 1st result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		+C	+CL	+C	+CL
Au	+C: Augend word +CL: First augend word	INT	DINT	1	2
Ad	+C: Addend word +CL: First addend word	INT	DINT	1	2
R	+C: Result word +CL: First result word	INT	DINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
+C	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
+CL	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---						

Flags


Name	Label	Operation	
		+C	+CL
Error Flag	P_ER	OFF	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the addition result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the results in a carry. OFF in all other cases.

Name	Label	Operation	
		+C	+CL
Overflow Flag	P_OF	<ul style="list-style-type: none"> ON when the addition result of adding two positive numbers and CY is in the range 8000 to FFFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of adding two positive numbers and CY is in the range 80000000 to FFFFFFFF hex. OFF in all other cases.
Underflow Flag	P_UF	<ul style="list-style-type: none"> ON when the addition result of adding two negative numbers and CY is in the range 0000 to 7FFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of adding two negative numbers and CY is in the range 00000000 to 7FFFFFFF hex. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function


● +C

+C(402) adds the binary values in Au, Ad, and CY and outputs the result to R.



● +CL


+CL(403) adds the binary values in Au and Au+1, Ad and Ad+1, and CY and outputs the result to R.




Hint

- To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.

Sample program



When CIO 0.00 is ON, D200, D210, and CY will be added as 4-digit signed binary values and the result will be output to D220.



When CIO 0.00 is ON, D201, D200, D211, D210, and CY will be added as 8-digit signed binary values, and the result will be output to D221 and D220.

+B/+BL

Instruction	Mnemonic	Variations	Function code	Function
BCD ADD WITHOUT CARRY	+B	@+B	404	Adds 4-digit (single-word) BCD data and/or constants.
DOUBLE BCD ADD WITHOUT CARRY	+BL	@+BL	405	Adds 8-digit (double-word) BCD data and/or constants.

Symbol	+B	+BL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		+B	+BL	+B	+BL
Au	+B: Augend word +BL: First augend word	WORD	DWORD	1	2
Ad	+B: Addend word +BL: First addend word	WORD	DWORD	1	2
R	+B: Result word +BL: First result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
+B	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
+BL	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---						


Flags

Name	Label	Operation	
		+B	+BL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Au is not BCD. ON when Ad is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Au, Au +1 is not BCD. ON when Ad, Ad +1 is not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases.

Function


● +B

+B(404) adds the BCD values in Au and Ad and outputs the result to R.




● +BL


+BL(405) adds the BCD values in Au and Au+1 and Ad and Ad+1 and outputs the result to R, R+1.



Sample program



When CIO 0.00 is ON in the following example, D100 and D110 will be added as 4-digit BCD values, and the result will be output to D120.



When CIO 0.00 is ON in the following example, D101 and D100 and D111 and D110 will be added as 8-digit BCD values, and the result will be output to D121 and D120.

+BC/+BCL

Instruction	Mnemonic	Variations	Function code	Function
BCD ADD WITH CARRY	+BC	@+BC	406	Adds 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY).
DOUBLE BCD ADD WITH CARRY	+BCL	@+BCL	407	Adds 8-digit (double-word) BCD data and/or constants with the Carry Flag (CY).

Symbol	+BC	+BCL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		+BC	+BCL	+BC	+BCL
Au	+BC: Augend word +BCL: First augend word	WORD	DWORD	1	2
Ad	+BC: Addend word +BCL: First addend word	WORD	DWORD	1	2
R	+BC: Result word +BCL: First result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@D M	*DM	DR		IR	Indirect using IR				
+BC	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	
	R										---						
+BCL	Au, Ad	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	
	R										---						


Flags

Name	Label	Operation	
		+BC	+BCL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Au is not BCD. ON when Ad is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Au, Au +1 is not BCD. ON when Ad, Ad +1 is not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the addition results in a carry. OFF in all other cases.

Function


● +BC

+BC(406) adds BCD values in Au, Ad, and CY and outputs the result to R.



● +BCL


+BCL(407) adds the BCD values in Au and Au+1, Ad and Ad+1, and CY and outputs the result to R, R+1.




Hint

- To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.

Sample program



When CIO 0.00 is ON in the following example, D100, D110, and CY will be added as 4-digit BCD values, and the result will be output to D120.



When CIO 0.00 is ON in the following example, D101, D100, D111, D110, and CY will be added as 8-digit BCD values, and the result will be output to D121 and D120.



Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY SUBTRACT WITHOUT CARRY	-	@-	410	Subtracts 4-digit (single-word) hexadecimal data and/or constants.
DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY	-L	@-L	411	Subtracts 8-digit (double-word) hexadecimal data and/or constants.

Symbol	-	-L
	<p>Mi: Minuend word Su: Subtrahend word R: Result word</p>	<p>Mi: Minuend word Su: Subtrahend word R: Result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		-	-L	-	-L
Mi	-: Minuend word -L: First minuend word	INT	DINT	1	2
Su	-: Subtrahend word -L: First subtrahend word	INT	DINT	1	2
R	-: Result word -L: First result word	INT	DINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
-	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
-L	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---
	R										---						

Flags


Name	Label	Operation	
		-	-L
Error Flag	P_ER	OFF	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases.

Name	Label	Operation	
		-	-L
Overflow Flag	P_OF	<ul style="list-style-type: none"> ON when the result of subtracting a negative number from a positive number is in the range 8000 to FFFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of subtracting a negative number from a positive number is in the range 80000000 to FFFFFFFF hex. OFF in all other cases.
Underflow Flag	P_UF	<ul style="list-style-type: none"> ON when the result of subtracting a negative number from a positive number is in the range 0000 to 7FFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of subtracting a positive number from a negative number is in the range 00000000 to 7FFFFFFF hex. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function


● -

-(400) subtracts the binary values in Su from Mi and outputs the result to R. When the result is negative, it is output to R as a 2's complement.



● -L

-L(411) subtracts the binary values in Su and Su+1 from Mi and Mi+1 and outputs the result to R, R+1. When the result is negative, it is output to R and R+1 as a 2's complement.



Hint

• **2's Complement**

A 2's complement is the value obtained by subtracting each binary digit from 1 and adding one to the result. For example, the 2's complement for 1101 is calculated as follows: 1111 (F hexadecimal) – 1101 (D hexadecimal) + 1 (1 hexadecimal) = 0011 (3 hexadecimal). The 2's complement for 3039 (hexadecimal) is calculated as follows: FFFF (hexadecimal) – 3039 (hexadecimal) + 0001 (hexadecimal) = CFC7 (hexadecimal). Therefore, in case of 4-digit hexadecimal value, the 2's complement can be calculated as follows: FFFF (hexadecimal) – a (hexadecimal) + 0001 (hexadecimal) = b (hexadecimal). To obtain the true number from the 2's complement b (hexadecimal): a (hexadecimal) = 10000 (hexadecimal) – b (hexadecimal). For example, to obtain the true number from the 2's complement CFC7 (hexadecimal): 10000 (hexadecimal) – CFC7 = 3039.

Example 1 Signed data Unsigned data

FFFF Hex →	→	-1	65535
-)0001 Hex →	→	-) +1	-) 1
FFFFE Hex →	→	-2 Note 1	65534 Note 2

Negative Flag ON
 Carry Flag OFF

- Note**
1. Since the Negative Flag is ON, the result (FFFE hex) is a negative value (2's complement) and is thus -2.
 2. Since the Carry Flag is OFF, the result (FFFE hex) is an unsigned positive value of 65534.


Example 2 Signed data Unsigned data

FFFD Hex →	→	-3	65533
-)FFFF Hex →	→	-) -1	-) 65535
FFFE Hex →	→	-2 Note 3	65534 Note 4

Negative Flag ON
 Carry Flag OFF


3. Since the Negative Flag is ON, the result (FFFE hex) is a negative value (2's complement) and is thus -2.
4. Since the Carry Flag is ON, the result (FFFE hex) is a negative value (2's complement) and becomes -2 when converted to a true value.

20F5A10 – B8A360E3 = -97AE06D3. (Hexadecimal)




In this example, the eight-digit binary value in CIO 121 and CIO 120 is subtracted from the value in CIO 201 and CIO 200, and the result is output in eight-digit binary to D101 and D100. If the result is negative, the instruction at (2) will be executed, and the actual result will then be output to D101 and D100.

Subtraction at (1)




The Carry Flag (CY) is ON, so the result is subtracted from 0000 0000 to obtain the actual number.

Subtraction at (2)




Final Subtraction Result




The Carry Flag (CY) is turned ON, so the actual number is -97AE06D3. Because the content of D101 and D100 is negative, CY is used to turn ON CIO 21.00 to indicate this.

Sample program



When CIO 0.00 is ON in the following example, D110 will be subtracted from D100 as 4-digit signed binary values and the result will be output to D120.



When CIO 0.00 is ON in the following example, D111 and D110 will be subtracted from D101 and D100 as 8-digit signed binary values and the result will be output to D121 and D120.

If the result of the subtraction is a negative number (Mi<Su or Mi+1, Mi <Su+1, Su), the result is output as the 2's complement and the Carry Flag (CY) will turn ON to indicate that the result of the subtraction is negative. To convert the 2's complement to the true number, an instruction which subtracts the result from 0 is necessary using the Carry Flag (CY) as an execution condition.

-C/-CL

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY SUBTRACT WITH CARRY	-C	@-C	412	Subtracts 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY).
DOUBLE SIGNED BINARY SUBTRACT WITH CARRY	-CL	@-CL	413	Subtracts 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).

Symbol	-C		-CL	
	<p>Mi: Minuend word Su: Subtrahend word R: Result word</p>		<p>Mi: Minuend word Su: Subtrahend word R: Result word</p>	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		-C	-CL	-C	-CL
Mi	-C: Minuend word -CL: First minuend word	INT	DINT	1	2
Su	-C: Subtrahend word -CL: First subtrahend word	INT	DINT	1	2
R	-C: Result word -CL: First result word	INT	DINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
-C	Mi, Su R	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
-CL	Mi, Su R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---


Flags

Name	Label	Operation	
		-C	-CL
Error Flag	P_ER	OFF	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the subtraction result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the results in a borrow. OFF in all other cases.
Overflow Flag	P_OF	<ul style="list-style-type: none"> ON when the result of subtracting a negative number and CY from a positive number is in the range 8000 to FFFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of subtracting a negative number and CY from a positive number is in the range 80000000 to FFFFFFFF hex. OFF in all other cases.
Underflow Flag	P_UF	<ul style="list-style-type: none"> ON when the result of subtracting a positive number and CY from a negative number is in the range 0000 to 7FFF hex. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result of subtracting a positive number and CY from a negative number is in the range 00000000 to 7FFFFFFF hex. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function


● -C

-C(412) subtracts the binary values in Su and CY from Mi, and outputs the result to R. When the result is negative, it is output to R as a 2's complement.



● -CL

-CL(413) subtracts the binary values in Su and Su+1 and CY from Mi and Mi+1, and outputs the result to R, R+1. When the result is negative, it is output to R, R+1 as a 2's complement.



Hint

- To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
- 2's Complement**
A 2's complement is the value obtained by subtracting each binary digit from 1 and adding one to the result.

Example: The 2's complement for the binary number 1101 is as follows:
 1111 (F hex) - 1101 (D hex) + 1 (1 hex) = 0011 (3 hex).


Example: The 2's complement for the 4-digit hexadecimal number 3039 is as follows:
 $FFFF$ hex - 3039 hex + 0001 hex = $CFC7$ hex.

Accordingly, the 2's complement for the 4-digit hexadecimal value "a" is as follows:
 $FFFF$ hex - a hex + 0001 hex = b hex.


And to obtain the true number "a" hex from the 2's complement "b" hex:
a hex + 10000 hex - b hex.

Example: To obtain the true number from the 2's complement CFC7 hex:
 10000 hex - CFC7 hex = 3039 hex.

Sample program



When CIO 0.00 is ON in the following example, D110 and CY will be subtracted from D100 as 4-digit signed binary values and the result will be output to D120.



When CIO 0.00 is ON in the following example, D111, D110 and CY will be subtracted from D101 and D100 as 8-digit signed binary values, and the result will be output to D121 and D120.

If the result of the subtraction is a negative number ($Mi < Su$ or $Mi+1, Mi < Su+1, Su$), the result is output as a 2's complement. The Carry Flag (CY) will turn ON. To convert the 2's complement to the true number, a program which subtracts the result from 0 is necessary, as an input condition of the Carry Flag (CY). The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

-B/-BL

Instruction	Mnemonic	Variations	Function code	Function
BCD SUBTRACT WITHOUT CARRY	-B	@-B	414	Subtracts 4-digit (single-word) BCD data and/or constants.
DOUBLE BCD SUBTRACT WITHOUT CARRY	-BL	@-BL	415	Subtracts 8-digit (double-word) BCD data and/or constants.

Symbol	-B		-BL	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		-B	-BL	-B	-BL
Mi	-B: Minuend word -BL: First minuend word	WORD	DWORD	1	2
Su	-B: Subtrahend word -BL: First subtrahend word	WORD	DWORD	1	2
R	-B: Result word -BL: First result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
-B	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
-BL	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---						


Flags

Name	Label	Operation	
		-B	-BL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Mi is not BCD. ON when Su is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Mi and/or Mi +1 are not BCD. ON when Su and/or Su +1 are not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases.

Function


● -B

-B(414) subtracts the BCD values in Su from Mi and outputs the result to R. If the result of the subtraction is negative, the result is output as a 10's complement.



● -BL

-BL(415) subtracts the BCD values in Su and Su+1 from Mi and Mi+1 and outputs the result to R, R+1. If the result is negative, it is output to R, R+1 as a 10's complement.




Hint

• 10's Complement


A 10's complement is the value obtained by subtracting each digit from 9 and adding one to the result. For example, the 10's complement for 7556 is calculated as follows: $9999 - 7556 + 1 = 2444$. For a four digit number, the 10's complement of A is $9999 - A + 1 = B$. To obtain the true number from the 10's complement B: $A = 10000 - B$. For example, to obtain the true number from the 10's complement 2444: $10000 - 2444 = 7556$.

Example: $9,583,960 - 17,072,641 = -7,488,681$. (BCD)




In this example, the eight-digit BCD content of CIO 121 and CIO 120 is subtracted from the content of CIO 201 and CIO 200, and the result is output in eight-digit BCD to D101 and D100. The result is negative, so the instruction at (2) will be executed, and the true value will then be output to D101 and D100.

Subtraction at (1)




The Carry Flag (CY) is ON, so the result is subtracted from 0000 0000.

Subtraction at (2)




Final Subtraction Result




The Carry Flag (CY) will be turned ON, so the actual number is -7,488,681. Because the content of D101 and D100 is negative, CY is used to turn ON CIO 21.00 to indicate this.

Sample program



When CIO 0.00 is ON in the following example, D110 is subtracted from D100 as 4-digit BCD values, and the result will be output to D120.





When CIO 0.00 is ON in the following example, D111 and D110 will be subtracted from D101 and D100 as 8-digit BCD values, and the result will be output to D121 and D120.

If the result of the subtraction is a negative number (Mi<Su or Mi+1, Mi <Su+1, Su), the result is output as a 10's complement. The Carry Flag (CY) will turn ON. To convert the 10's complement to the true number, a program which subtracts the result from 0 is necessary, as an input condition of the Carry Flag (CY). The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

-BC/-BCL

Instruction	Mnemonic	Variations	Function code	Function
BCD SUBTRACT WITH CARRY	-BC	@-BC	416	Subtracts 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY).
DOUBLE BCD SUBTRACT WITH CARRY	-BCL	@-BCL	417	Subtracts 8-digit (double-word) BCD data and/or constants with the Carry Flag (CY).

Symbol	-BC		-BCL								
	 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>-BC(416)</td></tr> <tr><td>Mi</td></tr> <tr><td>Su</td></tr> <tr><td>R</td></tr> </table> <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Mi: Minuend word Su: Subtrahend word R: Result word </div>	-BC(416)	Mi	Su	R		 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>-BCL(417)</td></tr> <tr><td>Mi</td></tr> <tr><td>Su</td></tr> <tr><td>R</td></tr> </table> <div style="display: inline-block; vertical-align: middle; margin-left: 10px;"> Mi: 1st minuend word Su: 1st subtrahend word R: 1st result word </div>	-BCL(417)	Mi	Su	R
-BC(416)											
Mi											
Su											
R											
-BCL(417)											
Mi											
Su											
R											

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		-BC	-BCL	-BC	-BCL
Mi	-BC: Minuend word -BCL: First minuend word	WORD	DWORD	1	2
Su	-BC: Subtrahend word -BCL: First subtrahend word	WORD	DWORD	1	2
R	-BC: Result word -BCL: First result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
-BC	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
-BCL	Mi, Su	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---						


Flags

Name	Label	Operation	
		-BC	-BCL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Mi is not BCD. ON when Su is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Mi and/or Mi +1 are not BCD. ON when Su and/or Su +1 are not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the subtraction results in a borrow. OFF in all other cases.

Function


● -BC

-BC(416) subtracts BCD values in Su and CY from Mi and outputs the result to R. If the result is negative, it is output to R as a 10's complement.



● -BCL

-BCL(417) subtracts the BCD values in Su, Su+1, and CY from Mi and Mi+1 and outputs the result to R, R+1. If the result is negative, it is output to R, R+1 as a 10's complement.




Hint


- To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
- **10's Complement**

A 10's complement is the value obtained by subtracting each digit from 9 and adding one to the result. For example, the 10's complement for 7556 is calculated as follows: $9999 - 7556 + 1 = 2444$. For a four digit number, the 10's complement of A is $9999 - A + 1 = B$. To obtain the true number from the 10's complement B: $A = 10000 - B$. For example, to obtain the true number from the 10's complement 2444: $10000 - 2444 = 7556$.

Sample program



When CIO 0.00 is ON in the following example, D110 and CY will be subtracted from D100 as 4-digit BCD values, and the result will be output to D120.



When CIO 0.00 is ON in the following example, D111, D110, and CY will be subtracted from D101 and D100 as 8-digit BCD values, and the result will be output to D121 and D120.

If the result of the subtraction is a negative number ($Mi < Su$ or $Mi+1, Mi < Su+1, Su$), the result is output as a 10's complement. The Carry Flag (CY) will turn ON. To convert the 10's complement to the true number, a program which subtracts the result from 0 is necessary, as an input condition of the Carry Flag (CY). The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

*/*L

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY MULTIPLY	*	@*	420	Multiplies 4-digit signed hexadecimal data and/or constants.
DOUBLE SIGNED BINARY MULTIPLY	*L	@*L	421	Multiplies 8-digit signed hexadecimal data and/or constants.

Symbol	*	*L
	<p>Md: Multiplicand word Mr: Multiplier word R: Result word</p>	<p>Md: 1st multiplicand word Mr: 1st multiplier word R: 1st result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		*	*L	*	*L
Md	*: Multiplicand word *L: First multiplicand word	INT	DINT	1	2
Mr	*: Multiplier word *L: First multiplier word	INT	DINT	1	2
R	First result word	DINT	LINT	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits														
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR																		
*	Md, Mr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---														
	R									---	---																				
*L	Md, Mr									OK	OK							OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---	---
	R									---	---							---	---	---	---	---	---	---	---	---	---	---	---	---	---

Flags

Name	Label	Operation	
		*	*L
Error Flag	P_ER	OFF	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function


● *

*(420) multiplies the signed binary values in Md and Mr and outputs the result to R, R+1.




● *L


*L(421) multiplies the signed binary values in Md and Md+1 and Mr and Mr+1 and outputs the result to R, R+1, R+2, and R+3.



Sample program



When CIO 0.00 is ON in the following example, D100 and D110 will be multiplied as 4-digit signed hexadecimal values and the result will be output to D120 and D121.



When CIO 0.00 is ON in the following example, D101, D100, D111, and D110 will be multiplied as 8-digit signed hexadecimal values and the result will be output to D123, D122, D121 and D120.

*U/*UL

Instruction	Mnemonic	Variations	Function code	Function
UNSIGNED BINARY MULTIPLY	*U	@*U	422	Multiplies 4-digit unsigned hexadecimal data and/or constants.
DOUBLE UNSIGNED BINARY MULTIPLY	*UL	@*UL	423	Multiplies 8-digit unsigned hexadecimal data and/or constants.

Symbol	*U	*UL
	<p>*U(422)</p> <p>Md: Multiplicand word</p> <p>Mr: Multiplier word</p> <p>R: Result word</p>	<p>*UL(423)</p> <p>Md: 1st multiplicand word</p> <p>Mr: 1st multiplier word</p> <p>R: 1st result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		*U	*UL	*U	*UL
Md	*U: Multiplicand word *UL: First multiplicand word	UINT	UDINT	1	2
Mr	*U: Multiplier word *UL: First multiplier word	UINT	UDINT	1	2
R	First result word	UDINT	ULINT	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
*U	Md, Mr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---
	R										---	---					
*UL	Md, Mr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---
	R										---	---					

Flags

Name	Label	Operation
Error Flag	ER	OFF
Equals Flag	=	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function

● *U

*U(420) multiplies the binary values in Md and Mr and outputs the result to R, R+1.



● *UL


*UL(423) multiplies the unsigned binary values in Md and Md+1 and Mr and Mr+1 and outputs the result to R, R+1, R+2, and R+3.




Precautions

*U(420) and *UL(423) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming



When CIO 0.00 is ON in the following example, D100 and D110 will be multiplied as 4-digit unsigned binary values and the result will be output to D121 and D120.




When CIO 0.00 is ON in the following example, D100, D110, D111, and D110 will be multiplied as 8-digit unsigned binary values and the result will be output to D123, D122, D121, and D120.

● Example in Function Block Definition

In the following example, an array variable is used to get the result from the function block as one word.

$a * b \rightarrow c$



Function Block Variables
 Multiplicand: a (data type: UINT)
 Multiplier: b (data type: UINT)
 Result: c (data type: UINT)
 Temporary variable: tmp (data type: WORD, 2-element array)

*B/*BL

Instruction	Mnemonic	Variations	Function code	Function
BCD MULTIPLY	*B	@*B	424	Multiplies 4-digit (single-word) BCD data and/or constants.
DOUBLE BCD MULTIPLY	*BL	@*BL	425	Multiplies 8-digit (double-word) BCD data and/or constants.

Symbol	*B	*BL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		*B	*BL	*B	*BL
Md	*B: Multiplicand word *BL: First multiplicand word	WORD	DWORD	1	2
Mr	*B: Multiplier word *BL: First multiplier word	WORD	DWORD	1	2
R	First result word	DWORD	LWORD	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits												
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR																
*B	Md, Mr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	---													
	R										---	---																	
*BL	Md, Mr										OK	OK					OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	---
	R										---	---					---	---	---	---	---	---	---	---	---	---	---	---	---


Flags

Name	Label	Operation	
		*B	*BL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Md is not BCD. ON when Mr is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Md and/or Md+1 are not BCD. ON when Mr and/or Mr +1 are not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.

Function


● *B

*B(424) multiplies the BCD content of Md and Mr and outputs the result to R, R+1.




● *BL


*BL(425) multiplies BCD values in Md and Md+1 and Mr and Mr+1 and outputs the result to R, R+1, R+2, and R+3.



Sample program



When CIO 0.00 is ON in the following example, D100 and D110 will be multiplied as 4-digit BCD values and the result will be output to D121 and D120.



When CIO 0.00 is ON in the following example, D101, D100, D111, and D110 will be multiplied as 8-digit unsigned BCD values and the result will be output to D123, D122, D121 and D120.

/, /L

Instruction	Mnemonic	Variations	Function code	Function
SIGNED BINARY DIVIDE	/	@/	430	Divides 4-digit (single-word) signed hexadecimal data and/or constants.
DOUBLE SIGNED BINARY DIVIDE	/L	@/L	431	Divides 8-digit (double-word) signed hexadecimal data and/or constants.

Symbol	/	/L
	<p>Dd: Dividend word Dr: Divisor word R: Result word</p>	<p>Dd: 1st dividend word Dr: 1st divisor word R: 1st result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		/	/L	/	/L
Dd	/: Dividend word /L: First dividend word	INT	DINT	1	2
Dr	/: Divisor word /L: First divisor word	INT	DINT	1	2
R	First result word	DWORD	LWORD	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits													
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR																	
/	Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---													
	R										---	---																		
/L	Dd, Dr										OK	OK						OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---	---						---	---	---	---	---	---	---	---	---	---	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON when the divisor is 0. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when as a result of the division, R/R+1, R is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the R/R+1, R is 1. OFF in all other cases.

Function

● /


/ (430) divides the signed binary (16 bit) values in Dd by those in Dr and outputs the result to R, R+1. The quotient is placed in R and the remainder in R+1.



Note Division of hexadecimal #8000 by #FFFF is undefined.


● /L

/L (431) divides the signed binary values in Dd and Dd+1 by those in Dr and Dr+1 and outputs the result to R, R+1, R+2, and R+3. The quotient is output to R and R+1 and the remainder is output to R+2 and R+3.




Note Division of hexadecimal #80000000 by #FFFFFFFF is undefined.

Sample program



When CIO 0.00 is ON in the following example, D100 will be divided by D110 as 4-digit signed binary values and the quotient will be output to D120 and the remainder to D121.



When CIO 0.00 is ON in the following example, D101 and D100 are divided by D111 and D110 as 8-digit signed hexadecimal values and the quotient will be output to D121 and D120 and the remainder to D123 and D122.

/U, /UL

Instruction	Mnemonic	Variations	Function code	Function
UNSIGNED BINARY DIVIDE	/U	@/U	432	Divides 4-digit (single-word) unsigned hexadecimal data and/or constants.
DOUBLE UNSIGNED BINARY DIVIDE	/UL	@/UL	433	Divides 8-digit (double-word) unsigned hexadecimal data and/or constants.

Symbol	/U		/UL		
		/U(432) Dd Dr R	Dd: Dividend word Dr: Divisor word R: Result word		/UL(433) Dd Dr R

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		/U	/UL	/U	/UL
Dd	/U: Dividend word /UL: First dividend word	UINT	UDINT	1	2
Dr	/U: Divisor word /UL: First divisor word	UINT	UDINT	1	2
R	First result word	DWORD	LWORD	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
/U	Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---
	R										---	---					
/UL	Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---
	R										---	---					


Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> ON when the divisor is 0. OFF in all other cases.
Equals Flag	=	<ul style="list-style-type: none"> ON when as a result of the division R/R+1, R is 0. OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON when the leftmost bit of the R/R+1, R is 1. OFF in all other cases.

Function


● /U

/U(432) divides the unsigned binary values in Dd by those in Dr and outputs the quotient to R and the remainder to R+1.



● /UL


/UL(433) divides the unsigned binary values in Dd and Dd+1 by those in Dr and Dr+1 and outputs the quotient to R, R+1 and the remainder to R+2, and R+3.




Precautions

/U(432) and /UL(433) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming



When CIO 0.00 is ON in the following example, D100 will be divided by D110 as 4-digit unsigned binary values and the quotient will be output to D120 and the remainder will be output to D121.




When CIO 0.00 is ON in the following example, D100 and D101 will be divided by D111 and D110 as 8-digit unsigned hexadecimal values and the quotient will be output to D121 and D120 and the remainder to D123 and D122.

● Example in Function Block Definition

In the following example, an array variable is used to get the quotient and remainder from the function block.

$a / b \rightarrow c \dots d$



Function Block Variables

Dividend: a (data type: UINT)
 Divisor: b (data type: UINT)
 Quotient: c (data type: UINT)
 Remainder: d (data type: UINT)
 Temporary variable: tmp (data type: WORD, 2-element array)

/B, /BL

Instruction	Mnemonic	Variations	Function code	Function
BCD DIVIDE	/B	@/B	434	Divides 4-digit (single-word) BCD data and/or constants.
DOUBLE BCD DIVIDE	/BL	@/BL	435	Divides 8-digit (double-word) BCD data and/or constants.

Symbol	/B	/BL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		/B	/BL	/B	/BL
Dd	/B: Dividend word /BL: First dividend word	WORD	DWORD	1	2
Dr	/B: Divisor word /BL: First divisor word	WORD	DWORD	1	2
R	First result word	DWORD	LWORD	2	4

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
/B	Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---
	R										---	---					
/BL	Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---
	R										---	---					


Flags

Name	Label	Operation	
		/B	/BL
Error Flag	P_ER	<ul style="list-style-type: none"> ON when Dd is not BCD. ON when Dr is not BCD. ON when the divisor is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when Dd, Dd+1 is not BCD. ON when Dr, Dr +1 is not BCD. ON when the divisor is 0. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when as a result of the division R is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON when as a result of the division R+1, R is 0. OFF in all other cases.

Function


● /B

/B(434) divides the BCD content of Dd by those of Dr and outputs the quotient to R and the remainder to R+1.




● /BL


/BL(435) divides BCD values in Dd and Dd+1 by those in Dr and Dr+1 and outputs the quotient to R, R+1 and the remainder to R+2, R+3.



Sample program



When CIO 0.00 is ON in the following example, D100 will be divided by D110 as 4-digit BCD values and the quotient will be output to D120 and the remainder to D121.



When CIO 0.00 is ON in the following example, D101 and D100 will be divided by D111 and D110 as 8-digit BCD values and the quotient will be output to D121 and D120 and the remainder to D123 and D122.

Conversion Instructions

BIN/BINL

Instruction	Mnemonic	Variations	Function code	Function
BCD TO BINARY	BIN	@BIN	023	Converts BCD data to binary data.
DOUBLE BCD TO DOUBLE BINARY	BINL	@BINL	058	Converts 8-digit BCD data to 8-digit hexadecimal (32-bit binary) data.

Symbol	BIN	BINL					
	<table border="1" style="margin-left: 20px;"> <tr><td>BIN(023)</td></tr> <tr><td>S</td></tr> <tr><td>R</td></tr> </table> <p>S: Source word R: Result word</p>	BIN(023)	S	R	<table border="1" style="margin-left: 20px;"> <tr><td>BINL(058)</td></tr> <tr><td>S</td></tr> <tr><td>R</td></tr> </table> <p>S: First source word R: First result word</p>	BINL(058)	S
BIN(023)							
S							
R							
BINL(058)							
S							
R							

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		BIN	BINL	BIN	BINL
S	BIN: Source word BINL: First source word	WORD	DWORD	1	2
R	BIN: Results word BINL: First result word	UINT	UDINT	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
BIN	S,R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
BINL		---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Flags


Name	Label	Operation	
		BIN	BINL
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the content of S is not BCD. OFF in all other cases. 	<ul style="list-style-type: none"> ON if the contents of S+1, S are not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000. OFF in all other cases. 	<ul style="list-style-type: none"> ON if the result is 0. OFF in all other cases.
Negative Flag	P_N	OFF	OFF

Function

● BIN


BIN(023) converts the BCD data in S to binary data and writes the result to R.

The following diagram shows an example BCD-to-binary conversion.




● BINL

BINL(058) converts the 8-digit BCD data in S and S+1 to 8-digit hexadecimal (32-bit binary) data and writes the result to R and R+1.





The following diagram shows an example of 8-digit BCD-to-binary conversion.



Sample program

When CIO 0.00 is ON in the following example, the 8-digit BCD value in CIO 0010 and CIO 0011 is converted to hexadecimal and stored in D200 and D201.



BCD/BCDL

Instruction	Mnemonic	Variations	Function code	Function
BINARY TO BCD	BCD	@BCD	024	Converts a word of binary data to a word of BCD data.
DOUBLE BINARY TO DOUBLE BCD	BCDL	@BCDL	059	Converts 8-digit hexadecimal (32-bit binary) data to 8-digit BCD data.

Symbol	BCD	BCDL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		BCD	BCDL	BCD	BCDL
S	BCD: Source word BCDL: First source word	UINT	UDINT	1	2
R	BCD: Result word BCDL: First result word	WORD	DWORD	1	2

S: Source Word (BCD)/First Source Word (BCDL)

- BCD
S must be between 0000 and 270F hexadecimal (0000 and 9999 decimal).
- BCDL
The content of S+1 and S must be between 0000 0000 and 05F5 E0FF hexadecimal (0000 0000 and 9999 9999 decimal).

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
BCD	S,R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
BCDL		---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---


Flags

Name	Label	Operation	
		BCD	BCDL
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the content of S exceeds 270F (9999 decimal). • OFF in all other cases. 	<ul style="list-style-type: none"> • ON if the contents of S and S+1 exceed 05F5 E0FF (9999 9999 decimal). • OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> • ON if the result is 0000. • OFF in all other cases. 	<ul style="list-style-type: none"> • ON if the result is 0. • OFF in all other cases.


Function

● BCD

BCD(024) converts the binary data in S to BCD data and writes the result to R.



The following diagram shows an example BCD-to-binary conversion.




● BCDL

BCDL(059) converts the 8-digit hexadecimal (32-bit binary) data in S and S+1 to 8-digit BCD data and writes the result to R and R+1.





The following diagram shows an example of 8-digit BCD-to-binary conversion.



Sample program

When CIO 0.00 is ON in the following example, the hexadecimal value in CIO 11 and CIO 10 is converted to a BCD value and stored in D100 and D101.



NEG

Instruction	Mnemonic	Variations	Function code	Function
2'S COMPLEMENT	NEG	@NEG	160	Calculates the 2's complement of a word of hexadecimal data.

Symbol	NEG	
		S: Source word R: Result word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
R	Result word	UINT	1

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	---	---
R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000/0000 0000. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if bit 15 of the result is ON. OFF in all other cases.

Function

● NEG

NEG(160) calculates the 2's complement of S and writes the result to R. The 2's complement calculation basically reverses the status of the bits in S and adds 1.

$$\overline{(S)} \xrightarrow{\text{2's complement (Complement + 1)}} (R)$$


Note The result for 8000 hex will be 8000 hex.

Hint

- This operation (reversing the status of the bits and adding 1) is equivalent to subtracting the content of S/S+1 and S from 0000/0000 0000.

Sample program

When CIO 0.00 is ON in the following example, NEG(160) calculates the 2's complement of the content of D100 and writes the result to D200.



MLPX

Instruction	Mnemonic	Variations	Function code	Function
DATA DECODER	MLPX	@MLPX	076	Reads the numerical value in the specified digit (or byte) in the source word with 4-to-16 conversion (or 8-to-256 conversion), turns ON the corresponding bit in the result word, and turns OFF all other bits in the result word.

Symbol	MLPX								
		<table border="1"> <tr> <td>MLPX(076)</td> <td></td> </tr> <tr> <td>S</td> <td>S: Source word</td> </tr> <tr> <td>C</td> <td>C: Control word</td> </tr> <tr> <td>R</td> <td>R: First result word</td> </tr> </table>	MLPX(076)		S	S: Source word	C	C: Control word	R
MLPX(076)									
S	S: Source word								
C	C: Control word								
R	R: First result word								

Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	UINT	1
C	Control word	UINT	1
R	First result word	UINT	Variable

● 4-to-16 bit decoder

S: Source Word




Digits from the starting digit going left are decoded
(Returns to digit 3 after digit 0)

R: First Result Word

D: Decoding result of 1st digit of decoded digits
D+1: Decoding result of 2nd digit of decoded digits
D+2: Decoding result of 3rd digit of decoded digits
D+3: Decoding result of 4th digit of decoded digits


Note The result words must be in the same data area.

C: Control Word



● 8-to-256 bit conversion

S: Source Word




Digits from the starting digit going left are decoded
(Returns to digit 0 after digit 1)

R: First Result Word

D+15 to D: Decoding result of 1st digit of decoded digits
D+31 to D+16: Decoding result of 2nd digit of decoded digits

Note The result words must be in the same data area.

C: Control Word



Specifies the first digit/byte to be converted
0 or 1 (byte 0 or 1)

Number of digits/bytes to be converted
0 or 1 (1 or 2 bytes)

Always 0.

Conversion process
1: 8-to-256 bits (byte to 16-word range)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---						
C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
R										---	---					

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if C is not within the specified ranges. OFF in all other cases.

Function

MLPX(076) can perform 4-to-16 bit or 8-to-256 bit conversions. Set the leftmost digit of C to 0 to specify 4-to-16 bit conversion and set it to 1 to specify 8-to-256 bit conversion.


● 4-to-16 bit Conversion

When the leftmost digit of C is 0, MLPX(076) takes the value of the specified digit in S (0 to F) and turns ON the corresponding bit in the result word. All other bits in the result word will be turned OFF. Up to four digits can be converted.




● **8-to-256 bit Conversion**

When the leftmost digit of C is 1, MLPX(076) takes the value of the specified byte in S (00 to FF) and turns ON the corresponding bit in the range of 16 result words. All other bits in the result words will be turned OFF. Up to two bytes can be converted.




Hint

As shown at right, 4 to 16 decoding consists of taking the 4-bit binary value as the bit number and setting 1 in that bit number and 0 in the other bit numbers of the 16 bits.



As shown at right, 8 to 256 decoding consists of taking the 8-bit binary value as the bit number and setting 1 in that bit number and 0 in the other bit numbers of the 256 bits.



Precaution

● **4-to-16 bit conversion**

When two or more digits are being converted, MLPX(076) will read the digits in S from right to left and will wrap around to the rightmost digit after the leftmost digit, if necessary.


● **8-to-256 bit conversion**

When two bytes are being converted, MLPX(076) will read the bytes in S from right to left and will wrap around to the rightmost byte if the leftmost byte (byte 1) has been specified as the starting byte.

Sample program


● 4-to-16 bit Conversion

When CIO 0.00 is ON in the following example, MLPX(076) will convert 3 digits in S beginning with digit 1 (the second digit), as indicated by C (#0021). The corresponding bits in D100, D101, and D102 will be turned ON.




● 8-to-256 bit Conversion

When CIO 0.00 is ON in the following example, MLPX(076) will convert the 2 bytes in S beginning with byte 1 (the leftmost byte), as indicated by C (#1011). The corresponding bits in D100 to D115 and D116 to D131 will be turned ON.




● Example of multi-digit decoding

- Example of 4-to-16 bit decoding



- Example of 8-to-256 bit decoding



DMPX

Instruction	Mnemonic	Variations	Function code	Function
DATA ENCODER	DMPX	@DMPX	077	Finds the location of the first or last ON bit within the source word with 16-to-4 conversion (or 256-to-8 conversion), and writes that value to the specified digit (or byte) in the result word.

Symbol	DMPX						
		<table border="1"> <tr> <td>S</td> <td>S: First source word</td> </tr> <tr> <td>R</td> <td>R: Result word</td> </tr> <tr> <td>C</td> <td>C: Control word</td> </tr> </table>	S	S: First source word	R	R: Result word	C
S	S: First source word						
R	R: Result word						
C	C: Control word						

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type	Size
S	First source word	UINT	Variable
R	Result word	UINT	1
C	Control word	UINT	1

● 16-to-4 bit conversion

S: First Source Word

- S: 1st digit of digits to be encoded
- S+1: 2nd digit of digits to be encoded
- S+2: 3rd digit of digits to be encoded
- S+3: 4th digit of digits to be encoded


R: Result Word



The results of encoding of S to S+3 are stored from the starting digit going left (returns to digit 0 after digit 3).

Note The source words must be in the same data area.

C: Control Word




● 256-to-8 bit conversion

S: First Source Word

S+15 to S: 1st digit of digits to be encoded
 S+31 to S+16: 2nd digit of digits to be encoded


R: Result Word



The results of encoding of S to S+15, S+16 to S+31 are stored from the starting digit going left (returns to digit 0 after digit 1).

Note The source words must be in the same data area.

C: Control word



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---	---					
R	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
C										OK	OK					

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if any of the source words contains 0000 hex (i.e., no bit to encode). ON if C is not within the specified ranges. OFF in all other cases.

Function

DMPX(077) can perform 16-to-4 bit or 256-to-8 bit conversions. Set the leftmost digit of C to 0 to specify 16-to-4 bit conversion and set it to 1 to specify 256-to-8 bit conversion.


● 16-to-4 bit Conversion

When the fourth (leftmost) digit of C is 0, DMPX(077) finds the locations of the leftmost or rightmost ON bits in up to 4 source words and writes these locations to R beginning with the specified digit.




● 256-to-8 bit Conversion

When the fourth (leftmost) digit of C is 1, DMPX(077) finds the locations of the leftmost (highest bit address) or rightmost (lowest bit address) ON bits in one or two 16-word ranges of source words. The locations of these bits are written to R beginning with the specified byte.




Hint

As shown at right, 16 to 4 encoding consists of converting the bit number (m) of the leftmost or rightmost bit that has 1 set among the 16 bits to a 4-bit binary value.



As shown at right, 256 to 8 encoding consists of converting the bit number (m) of the leftmost or rightmost bit that has 1 set among the 256 bits to an 8-bit binary value.



Precaution

● 16-to-4 bit conversion

When two or more digits are being converted, DMPX(077) will write the values to the digits in R from right to left and will wrap around to the rightmost digit after the leftmost digit, if necessary.



● 256-to-8 bit conversion

When two bytes are being converted, DMPX(077) will write the values to the bytes in R from right to left and will wrap around to the rightmost byte if the leftmost byte (byte 1) has been specified as the starting byte.

Sample program





● 16-to-4 bit Conversion

When CIO 0.00 is ON in the following example, DMPX(077) will find the leftmost ON bits in CIO 100, CIO 101, and CIO 102 and write those locations to 3 digits in R beginning with digit 1 (the second digit), as indicated by C (#0021).




● Example of multi-digit decoding

- Example of 16-to-4 bit decoding



● 256-to-8 bit Conversion



If the conversion data contains 0000 hex, but other data is to be encoded, separate the conversion by using more than one DMPX(077) instructions.

```
DMPX(077) D0 D100 #0300
```

↓

```
DMPX(077) D0 D100 #0000
```


```
DMPX(077) D1 D100 #0001
```

```
DMPX(077) D2 D100 #0002
```

```
DMPX(077) D3 D100 #0003
```

ASC

Instruction	Mnemonic	Variations	Function code	Function
ASCII CONVERT	ASC	@ASC	086	Converts 4-bit hexadecimal digits in the source word into their 8-bit ASCII equivalents.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
S	Source word	UINT	1
DI	Digit designator	UINT	1
D	First destination word	UINT	Variable

S: Source Word



D: First Destination Word




ASCII code is stored in the left word side. The code is stored from the output starting byte of D in the order rightmost byte, leftmost byte.

Note The destination words must be in the same data area.

DI: Digit Designator

The digit designator specifies various parameters for the conversion, as shown in the following diagram.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---	OK					
DI	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
D										---	---					


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the content of Di is not within the specified ranges. OFF in all other cases.

Function

ASC(086) treats the contents of S as 4 hexadecimal digits, converts the designated digit(s) of S into their 8-bit ASCII equivalents, and writes this data into the destination word(s) beginning with the specified byte in D.

A parity specification (bits 12 to 15 of K) is possible in the leftmost bit of the ASCII code data, and this can be converted to an odd or even parity bit (the number of bits that are 1 of the eight bits is adjusted to odd or even).



Hint


- The parity bit is appended to the data to enable detection of errors when the data is transmitted. By adding this bit, the number of bits that are 1 in the data can be indicated as odd or even, and if the number of 1s in the received data is not similarly odd or even, it is assumed that an error has occurred.

Precaution

- When multiple digits are specified in the number of digits to be converted (K), the digits are converted in order from the starting conversion digit going left (returns to digit 0 after digit 3), and the conversion results are stored in order from the output position of D going to the left word side (in units of 8 bits).
- Among the data in the conversion result output word, data in positions that are not to be output are held.
- When converting multiple digits, take care that D+1 and D+2CH do not exceed the area.

Sample program

When CIO 0.00 is ON in the following example, ASC(086) converts three hexadecimal digits in D100 (beginning with digit 1) into their ASCII equivalents and writes this data to D200 and D201 beginning with the leftmost byte in D200. In this case, a digit designator of #0121 specifies no parity, the starting byte (when writing) = leftmost byte, the number of digits to read = 3, and the starting digit (when reading) = digit 1.



● Example of ASCII code conversion

Content of conversion data digits					Conversion output data									
Value	Bit content				Code	(MSB) bit content (LSB)								
0	0	0	0	0	#30	*	0	1	1	0	0	0	0	0
1	0	0	0	1	#31	*	0	1	1	0	0	0	0	1
2	0	0	1	0	#32	*	0	1	1	0	0	1	0	0
3	0	0	1	1	#33	*	0	1	1	0	0	1	1	0
4	0	1	0	0	#34	*	0	1	1	0	1	0	0	0
5	0	1	0	1	#35	*	0	1	1	0	1	0	1	0
6	0	1	1	0	#36	*	0	1	1	0	1	1	1	0
7	0	1	1	1	#37	*	0	1	1	0	1	1	1	1
8	1	0	0	0	#38	*	0	1	1	1	0	0	0	0
9	1	0	0	1	#39	*	0	1	1	1	0	0	0	1
A	1	0	1	0	#41	*	1	0	0	0	0	0	0	1
B	1	0	1	1	#42	*	1	0	0	0	0	0	1	0
C	1	1	0	0	#43	*	1	0	0	0	0	0	1	1
D	1	1	0	1	#44	*	1	0	0	0	1	0	0	0
E	1	1	1	0	#45	*	1	0	0	0	1	0	0	1
F	1	1	1	1	#46	*	1	0	0	0	1	1	0	0


* Parity bit - changes according to the parity specification.

● Parity

It is possible to specify the parity of the ASCII data for use in error control during data transmissions. The leftmost bit of each ASCII character will be automatically adjusted for even, odd, or no parity.


- When no parity (0) is designated, the leftmost bit will always be zero. When even parity (1) is designated, the leftmost bit will be adjusted so that the total number of ON bits is even. When odd parity (2) is designated, the leftmost bit of each ASCII character will be adjusted so that there is an odd number of ON bits. The status of the parity bit does not affect the meaning of the ASCII code.
- Examples of even parity:
When adjusted for even parity, ASCII “31” (00110001) will be “B1” (10110001: parity bit turned ON to create an even number of ON bits); ASCII “36” (00110110) will be “36” (00110110: parity bit remains OFF because the number of ON bits is already even).
- Examples of odd parity:
When adjusted for odd parity, ASCII “36” (00110110) will be “B6” (10110110: parity bit turned ON to create an odd number of ON bits); ASCII “46” (01000110) will be “46” (01000110: parity bit remains OFF because the number of ON bits is already odd).

● Examples of Di



HEX

Instruction	Mnemonic	Variations	Function code	Function
ASCII TO HEX	HEX	@HEX	162	Converts up to 4 bytes of ASCII data in the source word to their hexadecimal equivalents and writes these digits in the specified destination word.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands


Operand	Description	Data type	Size
S	First source word	UINT	Variable
DI	Digit designator	UINT	1
D	Destination word	UINT	1

S: First Source Word



The conversion start byte and bytes to the left are treated as ASCII code and converted to hex (returns to the rightmost byte after the leftmost byte).


D: Destination Word



The results of conversion to hex are stored from the starting digit going left (returns to digit 0 after digit 3)

DI: Digit Designator

The digit designator specifies various parameters for the conversion, as shown in the following diagram.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---	---					
DI	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---
D										---	---					


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if there is a parity error in the ASCII data. • ON if the ASCII data in the source words is not equivalent to hexadecimal digits • ON if the content of DI is not within the specified ranges. • OFF in all other cases.

Function

HEX(162) treats the contents of the source word(s) as ASCII data representing hexadecimal digits (0 to 9 and A to F), converts the specified number of bytes to hexadecimal, and writes the hexadecimal data to the destination word beginning at the specified digit.

When converting data, the leftmost bit of the ASCII code data can be treated as an odd or even parity bit according to the parity specification.



Hint

- The parity bit is appended to the data to enable detection of errors when the data is transmitted. By adding this bit, the number of bits that are 1 in the data can be indicated as odd or even, and if the number of 1s in the received data is not similarly odd or even, it is assumed that an error has occurred.

Precaution


- When multiple digits are specified in the number of digits to be converted (C), the digits are converted in order from the starting conversion position (C) of S going to the left word side, and the conversion results are stored in order from the output starting bit (C) of D going to the left (returns to digit 0 after digit 3).
- Among the data in the conversion result output word, data of bits that are not to be output are held (kept the same as before).
- The following table shows ASCII data which can be contained in the source word(s) (excluding parity bits) and corresponding hexadecimal digits.

ASCII data (2 hexadecimal digits)	Hexadecimal digits
30 to 39	0 to 9
41 to 46	A to F

Sample program

When CIO 0.00 is ON in the following example, HEX(162) converts the ASCII data in D100 and D101 according to the settings of the digit designator. (Di=#0121 specifies no parity, the starting byte (when reading) = leftmost byte, the number of bytes to read = 3, and the starting digit (when writing) = digit 1.)

HEX(162) converts three bytes of ASCII data (3 characters) beginning with the leftmost byte of D100 into their hexadecimal equivalents and writes this data to D200 beginning with digit 1.



● Parity

It is possible to specify the parity of the ASCII data for use in error control during data transmissions. The leftmost bit in each byte is the parity bit. With no parity the parity bit should always be zero, with even parity the status of the parity bit should result in an even number of ON bits, and with odd parity the status of the parity bit should result in an odd number of ON bits.

The following table shows the operation of HEX(162) for each parity setting.

Parity setting (leftmost digit of Di)	Operation of HEX(162)
No parity (0)	HEX(162) will be executed only when the parity bit in each byte is 0. An error will occur if a parity bit is non-zero.
Even parity (1)	HEX(162) will be executed only when there is an even number of ON bits in each byte. An error will occur if a byte has an odd number of ON bits.
Odd parity (2)	HEX(162) will be executed only when there is an odd number of ON bits in each byte. An error will occur if a byte has an even number of ON bits.


● Output example

ASCII code	Conversion data								Output result (hex data)				
	(MSB) bit content (LSB)								Value	Bit content			
#30	*	0	1	1	0	0	0	0	0	0	0	0	0
#31	*	0	1	1	0	0	0	1	1	0	0	0	1
#32	*	0	1	1	0	0	1	0	2	0	0	1	0
#33	*	0	1	1	0	0	1	1	3	0	0	1	1
#34	*	0	1	1	0	1	0	0	4	0	1	0	0
#35	*	0	1	1	0	1	0	1	5	0	1	0	1
#36	*	0	1	1	0	1	1	0	6	0	1	1	0
#37	*	0	1	1	0	1	1	1	7	0	1	1	1
#38	*	0	1	1	1	0	0	0	8	1	0	0	0
#39	*	0	1	1	1	0	0	1	9	1	0	0	1
#41	*	1	0	0	0	0	0	1	A	1	0	1	0
#42	*	1	0	0	0	0	1	0	B	1	0	1	1
#43	*	1	0	0	0	0	1	1	C	1	1	0	0
#44	*	1	0	0	0	1	0	0	D	1	1	0	1
#45	*	1	0	0	0	1	0	1	E	1	1	1	0
#46	*	1	0	0	0	1	1	0	F	1	1	1	1




* Parity bit - changes according to the parity specification.

When CIO 0.00 is ON in the following example, HEX(162) converts the ASCII data in D10 beginning with the rightmost byte and writes the hexadecimal equivalents in D300 beginning with digit 1.

The digit designator setting of #1011 specifies even parity, the starting byte (when reading) = rightmost byte, the number of bytes to read = 2, and the starting digit (when writing) = digit 1.)



● Example of converting multiple bytes of ASCII code to hex



Logic Instructions

ANDW/ANDL

Instruction	Mnemonic	Variations	Function code	Function
LOGICAL AND	ANDW	@ANDW	034	Takes the logical AND of corresponding bits in single words of word data and/or constants.
DOUBLE LOGICAL AND	ANDL	@ANDL	610	Takes the logical AND of corresponding bits in double words of word data and/or constants.

Symbol	ANDW	ANDL
	<p>ANDW(034)</p> <p>I₁: Input 1 I₂: Input 2 R: Result word</p>	<p>ANDL(610)</p> <p>I₁: Input 1 I₂: Input 2 R: Result word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ANDW	ANDL	ANDW	ANDL
I ₁	Input 1	WORD	DWORD	1	2
I ₂	Input 2	WORD	DWORD	1	2
R	Result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
ANDW	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
ADNL	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---
	R										---						

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of R is 1. OFF in all other cases.

Function

● ANDW

ANDW(034) takes the logical AND of data specified in I_1 and I_2 and outputs the result to R.

$I_1, I_2 \rightarrow R$

I_1	I_2	R
1	1	1
1	0	0
0	1	0
0	0	0

● ANDL


ANDL(610) takes the logical AND of data specified in I_1, I_1+1 and I_2, I_2+1 and outputs the result to R, R+1.

$(I_1, I_1+1) \cdot (I_2, I_2+1) \rightarrow (R, R+1)$

I_1, I_1+1	I_2, I_2+1	R, R+1
1	1	1
1	0	0
0	1	0
0	0	0

Sample program

When the execution condition CIO 0.00 is ON, the logical AND is taken of corresponding bits in CIO 11, CIO 10 and CIO 21, CIO 20 and the results will be output to corresponding bits in D201 and D200.



Note The vertical arrow indicates logical AND.

ORW/ORWL

Instruction	Mnemonic	Variations	Function code	Function
LOGICAL OR	ORW	@ORW	035	Takes the logical OR of corresponding bits in single words of word data and/or constants.
DOUBLE LOGICAL OR	ORWL	@ORWL	611	Takes the logical OR of corresponding bits in double words of word data and/or constants.

Symbol	ORW	ORWL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		ORW	ORWL	ORW	ORWL
I ₁	Input 1	WORD	DWORD	1	2
I ₂	Input 2	WORD	DWORD	1	2
R	Result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
ORW	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
ORWL	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R										---						

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of R is 1. OFF in all other cases.

Function

● **ORW**

ORW(035) takes the logical OR of data specified in I₁ and I₂ and outputs the result to R.

I₁, I₂ → R

I ₁	I ₂	R
1	1	1
1	0	1
0	1	1
0	0	0

● **ORWL**


ORWL(611) takes the logical OR of data specified in I₁ and I₂ as double-word data and outputs the result to R, R+1.

(I₁, I₁+1) + (I₂, I₂+1) → (R, R+1)

I ₁ , I ₁ +1	I ₂ , I ₂ +1	R, R+1
1	1	1
1	0	1
0	1	1
0	0	0

Sample program

When the execution condition CIO 0.00 is ON, the logical OR is taken of corresponding bits in CIO 21, CIO 20 and CIO 31, CIO 30 and the results will be output to corresponding bits in D501 and D500.



Note The vertical arrow indicates logical OR.

XORW/XORL

Instruction	Mnemonic	Variations	Function code	Function
EXCLUSIVE OR	XORW	@XORW	036	Takes the logical exclusive OR of corresponding bits in single words of word data and/or constants.
DOUBLE EXCLUSIVE OR	XORL	@XORL	612	Takes the logical exclusive OR of corresponding bits in double words of word data and/or constants.

Symbol	XORW	XORL															
	<table border="1" style="margin-left: 20px;"> <tr><td colspan="2">XORW(036)</td></tr> <tr><td>I₁</td><td>I₁: Input 1</td></tr> <tr><td>I₂</td><td>I₂: Input 2</td></tr> <tr><td>R</td><td>R: Result word</td></tr> </table>	XORW(036)		I ₁	I ₁ : Input 1	I ₂	I ₂ : Input 2	R	R: Result word	<table border="1" style="margin-left: 20px;"> <tr><td colspan="2">XORL(612)</td></tr> <tr><td>I₁</td><td>I₁: Input 1</td></tr> <tr><td>I₂</td><td>I₂: Input 2</td></tr> <tr><td>R</td><td>R: Result word</td></tr> </table>	XORL(612)		I ₁	I ₁ : Input 1	I ₂	I ₂ : Input 2	R
XORW(036)																	
I ₁	I ₁ : Input 1																
I ₂	I ₂ : Input 2																
R	R: Result word																
XORL(612)																	
I ₁	I ₁ : Input 1																
I ₂	I ₂ : Input 2																
R	R: Result word																

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		XORW	XORL	XORW	XORL
I ₁	Input 1	WORD	DWORD	1	2
I ₂	Input 2	WORD	DWORD	1	2
R	Result word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses								Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM	DR		IR	Indirect using IR				
XCRW	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
	R										---						
XORL	I ₁ , I ₂	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	---
	R										---						

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of R is 1. OFF in all other cases.

Function

● XORW

XORW(036) takes the logical exclusive OR of data specified in I_1 and I_2 and outputs the result to R.

$$I_1 \cdot \overline{I_2} + \overline{I_1} \cdot I_2 \rightarrow R$$

I_1	I_2	R
1	1	0
1	0	1
0	1	1
0	0	0

● XORL


XORL(612) takes the logical exclusive OR of data specified in I_1 and I_2 as double-word data and outputs the result to R, R+1.

$$(I_1, I_1+1) \cdot \overline{(I_2, I_2+1)} + \overline{(I_1, I_1+1)} \cdot (I_2, I_2+1) \rightarrow (R, R+1)$$

I_1, I_1+1	I_2, I_2+1	R, R+1
1	1	0
1	0	1
0	1	1
0	0	0

Sample program

When the execution condition CIO 0.00 is ON, the logical exclusive OR is taken of corresponding bits in CIO 151, CIO 150 and D1001, D1000 and the results will be output to corresponding bits in D1201 and D1200.



Note The symbol indicates exclusive logical OR.

COM/COML

Instruction	Mnemonic	Variations	Function code	Function
COMPLEMENT	COM	@COM	029	Turns OFF all ON bits and turns ON all OFF bits in Wd.
DOUBLE COMPLEMENT	COML	@COML	614	Turns OFF all ON bits and turns ON all OFF bits in Wd and Wd+1.

Symbol	COM	COML

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		COM	COML	COM	COML
Wd	Word	WORD	DWORD	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
COM	Wd	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
COML		---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON when the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of R is 1. OFF in all other cases.

Function

● COM

COM(029) reverses the status of every specified bit in Wd.

$\overline{Wd} \rightarrow Wd$: 1 \rightarrow 0 and 0 \rightarrow 1

Note When using the COM instruction, be aware that the status of each bit will change each cycle in which the execution condition is ON.

● COML


COML(614) reverses the status of every specified bit in Wd and Wd+1.

$\overline{(Wd+1, Wd)} \rightarrow (Wd+1, Wd)$


Note When using the COML instruction, be aware that the status of each bit will change each cycle in which the execution condition is ON.

Sample program

When CIO 0.00 is ON in the following example, the status of each bit D100 will be reversed.



When CIO 0.00 is ON in the following example, the status of each bit in D100 and D101 will be reversed.



Special Math Instructions

APR

Instruction	Mnemonic	Variations	Function code	Function
ARITHMETIC PROCESS	APR	@APR	069	Calculates the sine, cosine, or a linear extrapolation of the source data.

Symbol	APR									
		<table border="1"> <tr> <td>APR(069)</td> <td></td> </tr> <tr> <td>C</td> <td>C: Control word</td> </tr> <tr> <td>S</td> <td>S: Source word</td> </tr> <tr> <td>R</td> <td>R: Result word</td> </tr> </table>	APR(069)		C	C: Control word	S	S: Source word	R	R: Result word
APR(069)										
C	C: Control word									
S	S: Source word									
R	R: Result word									

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
C	Control word	UINT	Variable
S	Source data	WORD	1
R	Result word	WORD	1

● Sine Function

Operand	Value	Data range
C	0000 hex	---
S	0000 to 0900 (BCD)	0° to 90°
R	0000 to 9999 (BCD) 9999 (BCD)	0.0000 to 0.9999 1.0000

- Sine Function (C=0000)
When C is 0000, APR(069) calculates the SIN(S) and writes the result to R. The range for S is 0000 to 0900 BCD (0.0° to 90.0°) and the range for R is 0000 to 9999 BCD (0.0000 to 0.9999). The remainder of the result beyond the fourth decimal place is eliminated.

● Cosine Function

Operand	Value	Data range
C	0001 hex	---
S	0000 to 0900 (BCD)	0° to 90°
R	0000 to 9999 (BCD) 9999 (BCD)	0.0000 to 0.9999 1.0000

- Cosine Function (C=0001)
When C is 0001, APR(069) calculates the COS(S) and writes the result to R. The range for S is 0000 to 0900 BCD (0.0° to 90.0°) and the range for R is 0000 to 9999 BCD (0.0000 to 0.9999). The remainder of the result beyond the fourth decimal place is eliminated.

Note The actual result for SIN(90°) and COS(0°) is 1, but 9999 (0.9999) will be output to R.

● Linear Extrapolation Function


Operand	Value	Data range
C	Data area address	---
S	16-bit unsigned BCD data	0000 to 9999
	16-bit unsigned binary data	0 to 65,535
	16-bit signed binary data	-32,768 to 32,767
	32-bit signed binary data	-2,147,483,648 to 2,147,483,647
	Floating-point data	-∞, -3.402823 × 10 ³⁸ to -1.175494 × 10 ⁻³⁸ , 1.175494 × 10 ⁻³⁸ to 3.402823 × 10 ³⁸ , +∞
R	16-bit unsigned BCD data	0000 to 9999
	16-bit unsigned binary data	0 to 65,535
	16-bit signed binary data	-32,768 to 32,767
	32-bit signed binary data	-2,147,483,648 to 2,147,483,647
	Floating-point data	-∞, -3.402823 × 10 ³⁸ to -1.175494 × 10 ⁻³⁸ , 1.175494 × 10 ⁻³⁸ to 3.402823 × 10 ³⁸ , +∞

- Linear Extrapolation (C = Data area address)
APR(069) linear extrapolation is specified when C is a word address.
The content of word C specifies the number of coordinates in a data table starting at C+2, the form of the source data, and whether data is BCD or binary.


The following 5 kinds of I/O data can be used:

- 16-bit unsigned BCD data
- 16-bit unsigned binary data
- 16-bit signed binary data
- 32-bit signed binary data
- Single-precision floating-point data


· Unsigned Integer Data (Binary or BCD)



· Signed Integer Data (Binary)



· Single-precision Floating-point Data



16-bit BCD16-bit binary (signed or unsigned) or 16-bit BCD data

32-bit signed binary data

Floating-point data

C+1	X0 (*1)	C+1	X0 (rightmost 16 bits)	C+1	X0 (rightmost 16 bits)
C+2	Y0	C+2	X0 (leftmost 16 bits)	C+2	X0 (leftmost 16 bits)
C+3	X1	C+3	Y0 (rightmost 16 bits)	C+3	Y0 (rightmost 16 bits)
C+4	Y1	C+4	Y0 (leftmost 16 bits)	C+4	Y0 (leftmost 16 bits)
C+5	X2	C+5	X1 (rightmost 16 bits)	C+5	X1 (rightmost 16 bits)
C+6	Y2	C+6	X1 (leftmost 16 bits)	C+6	X1 (leftmost 16 bits)
		C+7	Y1 (rightmost 16 bits)	C+7	Y1 (rightmost 16 bits)
	Xn	C+8	Y1 (leftmost 16 bits)	C+8	Y1 (leftmost 16 bits)
	Yn	to	to	to	to
C+ (2m+1)	Xm	C+ (4n+1)	Xn (rightmost 16 bits)	C+ (4n+1)	Xn (rightmost 16 bits)
C+ (2m+2)	Ym	C+ (4n+2)	Xn (leftmost 16 bits)	C+ (4n+2)	Xn (leftmost 16 bits)
		C+ (4n+3)	Yn (rightmost 16 bits)	C+ (4n+3)	Yn (rightmost 16 bits)
		C+ (4n+4)	Yn (leftmost 16 bits)	C+ (4n+4)	Yn (leftmost 16 bits)
		to	to	to	to
		C+ (4m+1)	Xm (rightmost 16 bits)	C+ (4m+1)	Xm (rightmost 16 bits)
		C+ (4m+2)	Xm (leftmost 16 bits)	C+ (4m+2)	Xm (leftmost 16 bits)
		C+ (4m+3)	Ym (rightmost 16 bits)	C+ (4m+3)	Ym (rightmost 16 bits)
		C+ (4m+4)	Ym (leftmost 16 bits)	C+ (4m+4)	Ym (leftmost 16 bits)

Note: Write Xm (max. X value in the table) in word C+1 when the I/O data in S and D contain unsigned data (bit 11 of C = 0).

Note: The X coordinates must be in ascending order: X1 < X2 < ... < Xm. Input all values of (Xn, Yn) as binary data, regardless of the data format specified in control word C.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C										OK	---					
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK					
R										---						

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if C is a constant greater than 0001. ON if C is a word address but the X coordinates are not in ascending order ($X_1 \leq X_2 \leq \dots \leq X_m$). ON if C is a word address and bits 9, 11, and 15 of C indicate BCD input, but S is not BCD. ON if C is a word address and bit 9 of C indicates floating-point data, but S is a one-word constant. ON if C is 0000 or 0001 but S is not BCD between 0000 and 0900. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if bit 15 of R is ON. OFF in all other cases.

Function

● Operation of the Linear Extrapolation Function

APR(069) processes the input data specified in S with the following equation and the line-segment data (X_n, Y_n) specified in the table beginning at C+1. The result is output to the destination word(s) specified with D.

1. For $S < X_0$


Converted value = Y_0

2. For $X_0 \leq S \leq X_{max}$, if $X_n < S < X_{n+1}$


Converted value = $Y_n + \{(Y_{n+1} - Y_n) / (X_{n+1} - X_n)\} \times \{\text{Input data } S - X_n\}$

3. $X_{max} < S$

Converted value = Y_{max}



Up to 256 endpoints can be stored in the line-segment data table beginning at C+1.



● 16-bit Unsigned BCD Data

The input data and/or the output data can be 16-bit unsigned BCD data. Also, the linear extrapolation function can be set to operate on the value specified in S directly or on $X_m - S$. (X_m is the maximum value of X in the line-segment data.)

Setting name	Bit in C	Setting
Input data (S) format	15	0: Binary 1: BCD
Output data (D) format	14	0: Binary 1: BCD
Source data form	13	0: Operate on S 1: Operate on $X_m - S$
Signed data specification for S and D	11	0: Unsigned data
Data length specification for S and D	10	Invalid (fixed at 16 bits)
Floating-point specification	09	0: Integer data

● 16-bit Unsigned Binary Data

The input data and/or the output data can be 16-bit unsigned binary data. Also, the linear extrapolation function can be set to operate on the value specified in S directly or on $X_m - S$. (X_m is the maximum value of X in the line-segment data.)

Setting name	Bit in C	Setting
Input data (S) format	15	0: Binary 1: BCD
Output data (D) format	14	0: Binary 1: BCD
Source data form	13	0: Operate on S 1: Operate on $X_m - S$
Signed data specification for S and D	11	0: Unsigned data
Data length specification for S and D	10	Invalid (fixed at 16 bits)
Floating-point specification	09	0: Integer data

● 16-bit Signed Binary Data

Setting name	Bit in C	Setting
Input data (S) format	15	0: Binary
Output data (D) format	14	0: Binary
Source data form	13	0
Signed data specification for S and D	11	1: Signed data
Data length specification for S and D	10	0: 16-bit signed binary data
Floating-point specification	09	0: Integer data

● 32-bit Signed Binary Data

Setting name	Bit in C	Setting
Input data (S) format	15	0: Binary
Output data (D) format	14	0: Binary
Source data form	13	0
Signed data specification for S and D	11	1: Signed data
Data length specification for S and D	10	1: 32-bit signed binary data
Floating-point specification	09	0: Integer data

Note If the "Data length specification for S and D" in bit 10 of C is set to 1 and a 16-bit constant is input for S, the input data will be converted to 32-bit signed binary before the linear extrapolation calculation.

● **Floating-point Data**

Setting name	Bit in C	Setting
Input data (S) format	15	0
Output data (D) format	14	0
Source data form	13	0
Signed data specification for S and D	11	0
Data length specification for S and D	10	0
Floating-point specification	09	1: Floating-point data


Note If the "Floating-point specification" in bit 09 of C is set to 1, a constant cannot be input for S.

Sample program

● **Sine Function (C: #0000)**

The following example shows APR(069) used to calculate the sine of 30°.

(SIN(30) = 0.5000)



Source data

S: D0			
	$\times 10^1$	$\times 10^0$	$\times 10^{-1}$
0	3	0	0

Set the source data in $\times 10^{-1}$ degrees. (0000 to 0900, BCD)

Result


R: D100			
$\times 10^{-1}$	$\times 10^{-2}$	$\times 10^{-3}$	$\times 10^{-4}$
5	0	0	0

Result data has four significant digits, fifth and higher digits are ignored. (0000 to 9999, BCD)

● **Cosine Function (C: #0001)**

The following example shows APR(069) used to calculate the cosine of 30°.

(COS(30) = 0.8660)



Source data

S: D10			
	$\times 10^1$	$\times 10^0$	$\times 10^{-1}$
0	3	0	0

Set the source data in $\times 10^{-1}$ degrees. (0000 to 0900, BCD)


Result

R: D100			
$\times 10^{-1}$	$\times 10^{-2}$	$\times 10^{-3}$	$\times 10^{-4}$
8	6	6	0

Result data has four significant digits, fifth and higher digits are ignored. (0000 to 9999, BCD)

● **Linear Extrapolation (C: Word Address)**


- Using 16-bit Unsigned BCD or Binary Data APR(069) processes the input data specified in S based on the control data in C and the line-segment data specified in the table beginning at C+1. The result is output to D.




- $Y_n = f(X_n), Y_0 = f(X_0)$
- Be sure that $X_{n-1} < X_n$ in all cases.
- Input all values of (X_n, Y_n) as binary data.

Word	Coordinate
C+1	X_m (max. X value)
C+2	Y_0
C+3	X_1
C+4	Y_1
C+5	X_2
C+6	Y_2
↓	↓
C+(2m+1)	X_m (max. X value)
C+(2m+2)	Y_m

This example shows how to construct a linear extrapolation with 12 coordinates. The block of data is continuous, as it must be, from D0 to D26 (C to C + (2 × 12 + 2)). The input data is taken from CIO 10, and the result is output to CIO 11.



In this case, the source word, CIO 0010, contains 0014, and $f(0014) = 0726$ is output to R, CIO 0011.




The linear-extrapolation calculation is shown below.


$$\begin{aligned}
 Y &= 0F00 + \frac{0402 - 0F00}{001A - 0005} \times (0014 - 0015) \\
 &= 0F00 - (0086 \times 000F) \\
 &= 0726 \quad \text{Values are all hexadecimal (Hex).}
 \end{aligned}$$

- Using 32-bit Signed Binary Data

In this example, APR(069) is used to convert the fluid height in a tank to fluid volume based on the shape of the holding tank.



- Using Floating-point Data
In this example, APR(069) is used to convert the fluid height in a tank to fluid volume based on the shape of the holding tank.



BCNT

Instruction	Mnemonic	Variations	Function code	Function
BIT COUNTER	BCNT	@BCNT	067	Counts the total number of ON bits in the specified word(s).

Symbol	BCNT	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	Number of words	UINT	1
S	First source word	UINT	Variable
R	Result word	UINT	1

N: Number of words

The number of words must be 0001 to FFFF (1 to 65,535 words).

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N										OK	OK					
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---		OK	---	---	---
R										---	OK					

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N is 0000. ON if result exceeds FFFF. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000. OFF in all other cases.


Function

BCNT(067) counts the total number of bits that are ON in all words between S and S+(N-1) and places the result in R.




Precautions

- Some time will be required to complete BCNT(067) if a large number of words is specified. Even if an interrupt occurs, execution of this instruction will not be interrupted and execution of the interrupt task will be started after execution of BCNT(067) has been completed. One BCNT(067) instruction can be replaced with two BCNT(067) instructions to help avoid this problem.



Sample Program

When CIO 0.00 is ON in the following example, BCNT(067) counts the total number of ON bits in the 10 words from CIO 100 through CIO 109 and writes the result to D100.



Floating-point Math Instructions

The Floating-point Math Instructions convert data and perform floating-point arithmetic operations.

● Data Format

Floating-point data expresses real numbers using a sign, exponent, and mantissa. When data is expressed in floating-point format, the following formula applies.


$$\text{Real number} = (-1)^s 2^{e-127} (1.f)$$

s: Sign

e: Exponent

f: Mantissa

The floating-point data format conforms to the IEEE754 standards. Data is expressed in 32 bits, as follows:



Data	No. of bits	Contents
s: sign	1	0: positive; 1: negative
e: exponent	8	The exponent (e) value ranges from 0 to 255. The actual exponent is the value remaining after 127 is subtracted from e, resulting in a range of -127 to 128. "e=0" and "e=255" express special numbers.
f: mantissa	23	The mantissa portion of binary floating-point data fits the formal $2.0 > 1.f \geq 1.0$.


● Number of Digits

The number of effective digits for floating-point data is seven digits for decimal.

● Floating-point Data

The following data can be expressed by floating-point data:

- $-\infty$
- $-3.402823 \times 10^{38} \leq \text{value} \leq -1.175494 \times 10^{-38}$
- 0
- $1.175494 \times 10^{-38} \leq \text{value} \leq 3.402823 \times 10^{38}$
- $+\infty$
- Not a number (NaN)



● Special Numbers


The formats for NaN, $\pm\infty$, and 0 are as follows:

- NaN*: e = 255, f \neq 0
- $+\infty$: e = 255, f = 0, s = 0
- $-\infty$: e = 255, f = 0, s = 1
- 0: e = 0, f = 0

* NaN (not a number) is not a valid floating-point number. Executing floating-point calculation instructions will not result in NaN.

● **Writing Floating-point Data**

When floating-point is specified for the data format in the I/O memory edit display in the CX-Programmer, standard decimal numbers input in the display are automatically converted to the floating-point format shown above (IEEE754-format) and written to I/O Memory. Data written in the IEEE754-format is automatically converted to standard decimal format when monitored on the display.



It is not necessary for the user to be aware of the IEEE754 data format when reading and writing floating-point data. It is only necessary to remember that floating point values occupy two words each.

● **Numbers Expressed as Floating-point Values**

The following types of floating-point numbers can be used.

Mantissa (f)	Exponent (e)		
	0	Not 0 and not all 1's	All 1's (255)
0	0	Normalized number	Infinity
Not 0	Non-normalized number		NaN

Note A non-normalized number is one whose absolute value is too small to be expressed as a normalized number. Non-normalized numbers have fewer significant digits. If the result of calculations is a non-normalized number (including intermediate results), the number of significant digits will be reduced.

(1) **Normalized Numbers**


Normalized numbers express real numbers. The sign bit will be 0 for a positive number and 1 for a negative number.

The exponent (e) will be expressed from 1 to 254, and the real exponent will be 127 less, i.e., -126 to 127.

The mantissa (f) will be expressed from 0 to $2^{33} - 1$, and it is assumed that, in the real mantissa, bit 2^{33} is 1 and the binary point follows immediately after it.

Normalized numbers are expressed as follows:
 $(-1)^{\text{sign } s} \times 2^{(\text{exponent } e) - 127} \times (1 + \text{mantissa} \times 2^{-23})$

Example



Sign: -
 Exponent: $128 - 127 = 1$
 Mantissa: $1 + (2^{22} + 2^{21}) \times 2^{-23} = 1 + (2^{-1} + 2^{-2}) = 1 + 0.75 = 1.75$
 Value: $-1.75 \times 2^1 = -3.5$

(2) Non-normalized Numbers

Non-normalized numbers express real numbers with very small absolute values. The sign bit will be 0 for a positive number and 1 for a negative number.


The exponent (e) will be 0, and the real exponent will be -126 .

The mantissa (f) will be expressed from 1 to $2^{33} - 1$, and it is assumed that, in the real mantissa, bit 2^{33} is 0 and the binary point follows immediately after it.

Non-normalized numbers are expressed as follows:

$$(-1)^{\text{sign } s} \times 2^{-126} \times (\text{mantissa} \times 2^{-23})$$

Example



Sign: $-$
 Exponent: -126
 Mantissa: $0 + (2^{22} + 2^{21}) \times 2^{-23} = 0 + (2^{-1} + 2^{-2}) = 0 + 0.75 = 0.75$
 Value: -0.75×2^{-126}

(3) Zero

Values of $+0.0$ and -0.0 can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent and mantissa will both be 0. Both $+0.0$ and -0.0 are equivalent to 0.0. Refer to Floating-point Arithmetic Results, below, for differences produced by the sign of 0.0.

(4) Infinity

Values of $+\infty$ and $-\infty$ can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent will be 255 ($2^8 - 1$) and the mantissa will be 0.

(5) NaN

NaN (not a number) is produced when the result of calculations, such as $0.0/0.0$, ∞/∞ , or $\infty-\infty$, does not correspond to a number or infinity. The exponent will be 255 ($2^8 - 1$) and the mantissa will be not 0.

Note There are no specifications for the sign of NaN or the value of the mantissa field (other than to be not 0).

● Floating-point Arithmetic Results

(1) Rounding Results

The following methods will be used to round results when the number of digits in the accurate result of floating-point arithmetic exceeds the significant digits of internal processing expressions.

If the result is close to one of two internal floating-point expressions, the closer expression will be used.

If the result is midway between two internal floating-point expressions, the result will be rounded so that the last digit of the mantissa is 0.

(2) Overflows, Underflows, and Illegal Calculations

Overflows will be output as either positive or negative infinity, depending on the sign of the result. Underflows will be output as either positive or negative zero, depending on the sign of the result.

Illegal calculations will result in NaN. Illegal calculations include adding infinity to a number with the opposite sign, subtracting infinity from a number with the opposite sign, multiplying zero and infinity, dividing zero by zero, or dividing infinity by infinity.

The value of the result may not be correct if an overflow occurs when converting a floating-point number to an integer.

(3) Precautions in Handling Special Values

The following precautions apply to handling zero, infinity, and NaN.

- The sum of positive zero and negative zero is positive zero.
- The difference between zeros of the same sign is positive zero.
- If any operand is a NaN, the Error Flag will be turned ON and the tests will not be executed.
- Positive zero and negative zero are treated as equivalent in comparisons.
- Comparison or equivalency tests on one or more NaN will not be executed and the Error Flag will be turned ON.

● Floating-point Calculation Results

When the absolute value of the result is greater than the maximum value that can be expressed for floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm\infty$. If the result is positive, it will be output as $+\infty$; if negative, then $-\infty$.

The Equals Flag will only turn ON when both the exponent (e) and the mantissa (f) are zero after a calculation. A calculation result will also be output as zero when the absolute value of the result is less than the minimum value that can be expressed for floating-point data. In that case the Underflow Flag will turn ON.

FIX/FIXL

Instruction	Mnemonic	Variations	Function code	Function
FLOATING TO 16-BIT	FIX	@FIX	450	Converts a 32-bit floating-point value to 16-bit signed binary data and places the result in the specified result word.
FLOATING TO 32-BIT	FIXL	@FIXL	451	Converts a 32-bit floating-point value to 32-bit signed binary data and places the result in the specified result words.

Symbol	FIX	FIXL

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		FIX	FIXL	FIX	FIXL
S	First source word	REAL	REAL	2	2
R	First result word	INT	DINT	1	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits								
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR											
FIX	S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---								
	R									---	OK													
FIXL	S									OK	OK						OK	OK	OK	OK	OK	OK	---	---
	R									---	---						---	---	---	---	---	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> FIX ON if the integer portion of S+1 and S is not within the range of -32,768 to 32,767. FIXL ON if the integer portion of S+1 and S is not within the range of -2,147,483,648 to 2,147,483,647. ON if the data in S+1 and S is not a number (NaN). OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0000. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON when the leftmost bit of the result is 1. OFF in all other cases.

Function

● FIX

FIX(450) converts the integer portion of the 32-bit floating-point number in S+1 and S (IEEE754-format) to 16-bit signed binary data and places the result in R.



Only the integer portion of the floating-point data is converted, and the fraction portion is truncated.


Example conversions:

A floating-point value of 3.5 is converted to 3.

A floating-point value of -3.5 is converted to -3.

● FIXL

FIXL(451) converts the integer portion of the 32-bit floating-point number in S+1 and S (IEEE754-format) to 32-bit signed binary data and places the result in R+1 and R.



Only the integer portion of the floating-point data is converted, and the fraction portion is truncated.

Example conversions:

A floating-point value of 2,147,483,640.5 is converted to 2,147,483,640.

A floating-point value of -214,748,340.5 is converted to -214,748,340.

FLT/FLTL

Instruction	Mnemonic	Variations	Function code	Function
16-BIT TO FLOATING	FLT	@FLT	452	Converts a 16-bit signed binary value to 32-bit floating-point data and places the result in the specified result words.
32-BIT TO FLOATING	FLTL	@FLTL	453	Converts a 32-bit signed binary value to 32-bit floating-point data and places the result in the specified result words.

Symbol	FLT	FLTL

Applicable Program Areas

Area	Step program areas	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type		Size	
		FLT	FLTL	FLT	FLTL
S	First source word	INT	DINT	1	2
R	First result word	REAL	REAL	2	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits											
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR														
FLT	S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---												
	R									---	---																
FLTL	S									OK	OK					OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
	R									---	---					---	---	---	---	---	---	---	---	---	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	OFF
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if both the exponent and mantissa of the result are 0. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if the result is negative. OFF in all other cases.

Function

● FLT

FLT(452) converts the 16-bit signed binary value in S to 32-bit floating-point data (IEEE754-format) and places the result in R+1 and R. A single 0 is added after the decimal point in the floating-point result.



Only values within the range of -32,768 to 32,767 can be specified for S. To convert signed binary data outside of that range, use FLTL(453).


Example conversions:

A signed binary value of 3 is converted to 3.0.

A signed binary value of -3 is converted to -3.0.

● FLTL

FLTL(453) converts the 32-bit signed binary value in S+1 and S to 32-bit floating-point data (IEEE754-format) and places the result in R+1 and R. A single 0 is added after the decimal point in the floating-point result.



Signed binary data within the range of -2,147,483,648 to 2,147,483,647 can be specified for S+1 and S. The floating point value has 24 significant binary digits (bits). The result will not be exact if a number greater than 16,777,215 (the maximum value that can be expressed in 24-bits) is converted by FLTL(453).

Example Conversions:

A signed binary value of 16,777,215 is converted to 16,777,215.0.

A signed binary value of -16,777,215 is converted to -16,777,215.0.

+F, -F, *F, /F

Instruction	Mnemonic	Variations	Function code	Function
FLOATING-POINT ADD	+F	@+F	454	Adds two 32-bit floating-point numbers and places the result in the specified result words.
FLOATING-POINT SUBTRACT	-F	@-F	455	Subtracts one 32-bit floating-point number from another and places the result in the specified result words.
FLOATING-POINT MULTIPLY	*F	@*F	456	Multiplies two 32-bit floating-point numbers and places the result in the specified result words.
FLOATING-POINT DIVIDE	/F	@/F	457	Divides one 32-bit floating-point number by another and places the result in the specified result words.

Symbol	+F		-F									
		<table border="1"> <tr><td>+F(454)</td></tr> <tr><td>Au</td></tr> <tr><td>AD</td></tr> <tr><td>R</td></tr> </table>	+F(454)	Au	AD	R	<table border="1"> <tr><td>-F(455)</td></tr> <tr><td>Mi</td></tr> <tr><td>Su</td></tr> <tr><td>R</td></tr> </table>	-F(455)	Mi	Su	R	<p>Au: First augend word</p> <p>AD: First addend word</p> <p>R: First result word</p> <p>Mi: First Minuend word</p> <p>Su: First Subtrahend word</p> <p>R: First result word</p>
	+F(454)											
	Au											
AD												
R												
-F(455)												
Mi												
Su												
R												
	<table border="1"> <tr><td>*F(456)</td></tr> <tr><td>Md</td></tr> <tr><td>Mr</td></tr> <tr><td>R</td></tr> </table>	*F(456)	Md	Mr	R		<table border="1"> <tr><td>/F(457)</td></tr> <tr><td>Dd</td></tr> <tr><td>Dr</td></tr> <tr><td>R</td></tr> </table>	/F(457)	Dd	Dr	R	<p>Md: First Multiplicand word</p> <p>Mr: First Multiplier word</p> <p>R: First result word</p> <p>Dd: First Dividend word</p> <p>Dr: First Divisor word</p> <p>R: First result word</p>
*F(456)												
Md												
Mr												
R												
/F(457)												
Dd												
Dr												
R												

Applicable Program Areas

Area	Step program areas	Function block definitions	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description		Data type	Size
+F	Au	First augend word	REAL	2
	AD	First addend word		
-F	Mi	First Minuend word	REAL	2
	Su	First Subtrahend word		
*F	Md	First Multiplicand word	REAL	2
	Mr	First Multiplier word		
/F	Dd	First Dividend word	REAL	2
	Dr	First Divisor word		
R	First result word		REAL	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
Au, AD, Mi, Su, Md, Mr, Dd, Dr	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
R										---						


Flags

Name	Label	Operation
Error Flag	P_ER	+F <ul style="list-style-type: none"> ON if the augend or addend data is not a number (NaN). ON if $+\infty$ and $-\infty$ are added. -F <ul style="list-style-type: none"> ON if the minuend or subtrahend is not a number (NaN). ON if $+\infty$ is subtracted from $+\infty$. ON if $-\infty$ is subtracted from $-\infty$. *F <ul style="list-style-type: none"> ON if the multiplicand or multiplier is not a number (NaN). ON if $+\infty$ and 0 are multiplied. ON if $-\infty$ and 0 are multiplied. /F <ul style="list-style-type: none"> ON if the dividend or divisor is not a number (NaN). ON if the dividend and divisor are both 0. ON if the dividend and divisor are both $+\infty$ or $-\infty$. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if both the exponent and mantissa of the result are 0. OFF in all other cases.
Overflow Flag	P_OF	<ul style="list-style-type: none"> ON if the absolute value of the result is too large to be expressed as a 32-bit floating-point value. OFF in all other cases.
Underflow Flag	P_UF	<ul style="list-style-type: none"> ON if the absolute value of the result is too small to be expressed as a 32-bit floating-point value. OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> ON if the result is negative. OFF in all other cases.


Function

The data specified in Au/Mi/Md/Dd and the data specified in AD/Su/Mr/Dr are added (+F), subtracted (-F), multiplied (*F), or divided (/F) as single-precision floating-point data (32 bits: IEEE754) and output to R+1, R.

● +F




● -F



● *F



● /F



- If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm\infty$.
- If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0.

● Operation rules

The result of an operation is output as shown below depending on the combination of floating-point data.

● FLOATING-POINT ADD (+F)

Addend	Augend				NaN
	0	Numeral	$+\infty$	$-\infty$	
0	0	Numeral	$+\infty$	$-\infty$	ER
Numeral	Numeral	See note 1.	$+\infty$	$-\infty$	
$+\infty$	$+\infty$	$+\infty$	$+\infty$	ER	
$-\infty$	$-\infty$	$-\infty$	ER	$-\infty$	
NaN					

Note 1 The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.

ER The Error Flag will be turned ON and the instruction will not be executed.

● FLOATING-POINT SUBTRACT (-F)

Subtrahend	Minuend				NaN
	0	Numeral	$+\infty$	$-\infty$	
0	0	Numeral	$+\infty$	$-\infty$	ER
Numeral	Numeral	See note 1.	$+\infty$	$-\infty$	
$+\infty$	$-\infty$	$-\infty$	ER	$-\infty$	
$-\infty$	$+\infty$	$+\infty$	$+\infty$	ER	
NaN					

Note 1 The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.

ER The Error Flag will be turned ON and the instruction will not be executed.

● FLOATING-POINT MULTIPLY (*F)

Multiplier	Multiplicand				NaN
	0	Numeral	$+\infty$	$-\infty$	
0	0	0	ER	ER	ER
Numeral	0	See note 1.	$+/-\infty$	$+/-\infty$	
$+\infty$	ER	$+/-\infty$	$+\infty$	$-\infty$	
$-\infty$	ER	$+/-\infty$	$-\infty$	$+\infty$	
NaN					

Note 1 The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.

ER The Error Flag will be turned ON and the instruction will not be executed.

● FLOATING-POINT DIVIDE (/F)

Divisor	Dividend				NaN
	0	Numeral	$+\infty$	$-\infty$	
0	ER	$+/-\infty$	$+\infty$	$-\infty$	ER
Numeral	0	See note 2.	$+/-\infty$	$+/-\infty$	
$+\infty$	0	0 (See note 1)	ER	ER	
$-\infty$	0	0 (See note 1)	ER	ER	
NaN					

Note 1 The results will be zero for underflows.

2 The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.

ER The Error Flag will be turned ON and the instruction will not be executed.

=F, <>F, <F, <=F, >F, >=F

Instruction	Mnemonic	Variations	Function code	Function
Single-precision Floating-point Comparison	=F <>F <F <=F >F >=F	---	329 330 331 332 333 334	These input comparison instructions compare two single-precision floating point values (32-bit IEEE754 constants and/or the contents of specified words) and create an ON execution condition when the comparison condition is true.

Single-precision Floating-point Comparison			
Symbol	LD connection	AND connection	OR connection
	S1: Comparison data 1 S2: Comparison data 2	S1: Comparison data 1 S2: Comparison data 2	S1: Comparison data 1 S2: Comparison data 2

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S1	Comparison data 1	REAL	2
S2	Comparison data 2	REAL	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S1, S2	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if S1+1, S1 or S2+1, S2 is not a number (NaN). ON if S1+1, S1 or S2+1, S2 is +∞. ON if S1+1, S1 or S2+1, S2 is -∞. OFF in all other cases.
Greater Than Flag	P_GT	<ul style="list-style-type: none"> ON if S1+1, S1 > S2+1, S2. OFF in all other cases.
Greater Than or Equal Flag	P_GE	<ul style="list-style-type: none"> ON if S1+1, S1 ≥ S2+1, S2. OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> ON if S1+1, S1 = S2+1, S2. OFF in all other cases.
Not Equal Flag	P_NE	<ul style="list-style-type: none"> ON if S1+1, S1 ≠ S2+1, S2. OFF in all other cases.
Less Than Flag	P_LT	<ul style="list-style-type: none"> ON if S1+1, S1 < S2+1, S2. OFF in all other cases.
Less Than or Equal Flag	P_LE	<ul style="list-style-type: none"> ON if S1+1, S1 ≤ S2+1, S2. OFF in all other cases.
Negative Flag	P_N	Unchanged


Code	Mnemonic	Name	Function
334	LD>=F	LOAD FLOATING GREATER THAN OR EQUAL	True if S ₁ +1, S ₁ ≥ S ₂ +1, S ₂
	AND>=F	AND FLOATING GREATER THAN OR EQUAL	
	OR>=F	OR FLOATING GREATER THAN OR EQUAL	

Precautions


- Input comparison instructions cannot be used as right-hand instructions, i.e., another instruction must be used between them and the right bus bar.

Sample program

When CIO 0.00 is ON in the following example, the floating point data in D101, D100 is compared to the floating point data in D201, D200. If the content of D101, D100 is less than that of D201, D200, execution proceeds to the next line and CIO 50.00 is turned ON. If the content of D101, D100 is not less than that of D201, D200, execution does not proceed to the next instruction line.



SINGLE FLOATING LESS THAN Comparison (<F)



FSTR

Instruction	Mnemonic	Variations	Function code	Function
FLOATING-POINT TO ASCII	FSTR	@FSTR	448	Expresses a 32-bit floating-point value (IEEE754-format) in standard decimal notation or scientific notation and converts that value to ASCII text.

Symbol	FSTR	
		<p>S: First source word</p> <p>C: First control word</p> <p>D: First destination word</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word	REAL	2
C	First control word	UINT	3
D	First destination word	UINT	Variable

C: First Control Word

Total characters	0 hex: Decimal format 1 hex: Scientific notation
Data format	2 to 18 hex (2 to 24 characters, see note)
Fractional digits	0 to 7 hex (see note)

Note There are limits on the total number of characters and the number of fractional digits.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
C, D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the data in S+1 and S is not a valid floating-point number (NaN). ON if the data in S+1 and S is +o or -o. ON if the Data Format setting in C is not 0000 or 0001. ON if the Total Characters setting in C+1 is not within the allowed range. (See 1. Limits on the Total Number of ASCII Characters above for details.) ON if the Fractional Digits setting in C+2 is not within the allowed range. (See 3. Limits on the Number of Digits in the Fractional Part above for details.)
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the conversion result is 0. OFF in all other cases.

Function

FSTR(448) expresses the 32-bit floating-point number in S+1 and S (IEEE754-format) in decimal notation or scientific notation according to the control data in words C to C+2, converts the number to ASCII text, and outputs the result to the destination words starting at D.

- The content of C (Data format) specifies whether to express the number in S+1, S in decimal notation or scientific notation.
 - Decimal notation
Expresses a real number as an integer and fractional part.
Example: 124.56
 - Scientific notation
Expresses a real number as an integer part, fractional part, and exponent part.
Example: 1.2456E-2 (1.2456×10^{-2})
- The content of C+1 (Total characters) specifies the number of ASCII characters after conversion including the sign symbol, numbers, decimal point and spaces.
- The content of C+2 (Fractional digits) specifies the number of digits (characters) below the decimal point.


The ASCII text is stored in D and subsequent words in the following order: leftmost byte of D, rightmost byte of D, leftmost byte of D+1, rightmost byte of D+1, etc.




● Storage of ASCII Text

After the floating-point number is converted to ASCII text, the ASCII characters are stored in the destination words beginning with D, as shown in the following diagrams. Different storage methods are used for decimal notation and scientific notation.

Decimal notation (C=0 hex)



Scientific notation (C=1 hex)



Note Either one or two bytes of zeroes are added to the end of ASCII text as an end code.

- Total number of characters odd: 00 hex is stored after the ASCII text.
- Total number of characters even: 0000 hex is stored after the ASCII text.

● Limits on the Number of ASCII Characters

There are limits on the number of ASCII characters in the converted number. The Error Flag will be turned ON if the number of characters exceeds the maximum allowed.

- Limits on the Total Number of ASCII Characters

1) Decimal Notation (C = 0 hex)

- When there is no fractional part (C+2 = 0 hex):
 $2 \leq \text{Total Characters} \leq 24$
- When there is a fractional part (C+2 = 1 to 7 hex):
 $(\text{Fractional digits} + 3) \leq \text{Total Characters} \leq 24$

2) Scientific Notation (C = 1 hex)


- When there is no fractional part (C+2 = 0 hex):
 $6 \leq \text{Total Characters} \leq 24$
- When there is a fractional part (C+2 = 1 to 7 hex):
 $(\text{Fractional digits} + 7) \leq \text{Total Characters} \leq 24$

- Limits on the Number of Digits in the Integer Part
 - 1) Decimal Notation (C = 0 hex)
 - When there is no fractional part (C+2 = 0 hex):
 $1 \leq \text{Number of Integer Digits} \leq 24-1$
 - When there is a fractional part (C+2 = 1 to 7 hex):
 $1 \leq \text{Number of Integer Digits} \leq (24 - \text{Fractional digits} - 2)$
 - 2) Scientific Notation (C = 1 hex)
 1 digit (fixed)
- Limits on the Number of Digits in the Fractional Part
 - 1) Decimal Notation (C = 0 hex)
 - Fractional Digits ≤ 7
 - Also: Fractional Digits $\leq (\text{Total Number of ASCII Characters} - 3)$
 - 2) Scientific Notation (C = 1 hex)
 - Fractional Digits ≤ 7
 - Also: Fractional Digits $\leq (\text{Total Number of ASCII Characters} - 7)$

Sample program


● Converting to ASCII Text in Decimal Notation

When CIO 0.00 is ON in the following example, FSTR(448) converts the floating-point data in D1 and D0 to decimal-notation ASCII text and writes the ASCII text to the destination words beginning with D100. The contents of the control words (D10 to D12) specify the details on the data format (decimal notation, 7 characters total, 3 fractional digits).



● **Converting to ASCII Text in Scientific Notation**

When CIO 0.00 is ON in the following example, FSTR(448) converts the floating-point data in D1 and D0 to scientific-notation ASCII text and writes the ASCII text to the destination words beginning with D100. The contents of the control words (D10 to D12) specify the details on the data format (scientific notation, 11 characters total, 3 fractional digits).



FVAL

Instruction	Mnemonic	Variations	Function code	Function
ASCII TO FLOATING-POINT	FVAL	@FVAL	449	Converts a number expressed in ASCII text (decimal or scientific notation) to a 32-bit floating-point value (IEEE754-format) and outputs the floating-point value to the specified words.

Symbol	FVAL	
		S: First source word D: First destination word

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word	UINT	Variable
D	First destination word	REAL	2

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S, D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the digits (integer and fractional parts) in the source data starting at S are not 30 to 39 hex (0 to 9). ON if the first two digits of the exponential part do not contain 45 and 2B hex (E+) or 45 and 2D hex (E-), in the source data starting at S are not 30 to 39 hex (0 to 9). ON if there are two or more exponential parts in the source data. ON if the data is $+\infty$ or $-\infty$ after conversion. ON if there are 0 characters in the text data. ON if a byte containing 00 hex is not found within the first 25 characters. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the conversion result is 0. OFF in all other cases.

Function

FVAL(449) converts the specified ASCII text number (starting at word S) to a 32-bit floating-point number (IEEE754-format) and outputs the result to the destination words starting at D.

FVAL(449) can convert ASCII text in decimal or scientific notation if it meets the following conditions:



Up to 6 characters are valid, excluding the sign, decimal point, and exponent. Any characters beyond the 6th character will be ignored.

- Decimal Notation
Real numbers expressed with an integer and fractional part.
Example: 124.56

- Scientific Notation
Real numbers expressed as an integer part, fractional part, and exponent part.
Example: 1.2456E-2 (1.2456×10^{-2})

The data format (decimal or scientific notation) is detected automatically.


The ASCII text must be stored in S and subsequent words in the following order: leftmost byte of S, rightmost byte of S, leftmost byte of S+1, rightmost byte of S+1, etc.




● Storage of ASCII Text

The following diagrams show how the ASCII text number is converted to floating-point data. Different conversion methods are used for numbers stored with decimal notation and scientific notation.


ASCII Character Storage



Decimal notation




Scientific notation



Sample program

● Converting ASCII Text in Decimal Notation to Floating-point Data

When CIO 0.00 is ON in the following example, FVAL(449) converts the specified decimal-notation ASCII text number in the source words starting at D0 to floating-point data and writes the result to destination words D100 and D101.



● Converting ASCII Text in Scientific Notation

When CIO 0.00 is ON in the following example, FVAL(449) converts the specified scientific-notation ASCII text number in the source words starting at D0 to floating-point data and writes the result to destination words D100 and D101.




Table Data Processing Instructions

SWAP

Instruction	Mnemonic	Variations	Function code	Function
SWAP BYTES	SWAP	@SWAP	637	Switches the leftmost and rightmost bytes in all of the words in the range.

Symbol	SWAP	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
N	Number of words	UINT	1
R1	First word in range	UINT	Variable

N: Number of words

N specifies the number of words in the range and must be 0001 to FFFF hexadecimal (or &1 to &65,535).

R1: First word in range



Note R1 and R1+(N-1) must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---	
R1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the N is 0. OFF in all other cases.

Function

SWAP(637) switches the position of the two bytes in all of the words in the range of memory from R1 to R1+N-1.




Hint

- This instruction can be used to reverse the order of ASCII-code characters in each word.

Sample program

When CIO 0.00 is ON in the following example, SWAP(637) switches the data in the leftmost bytes with the data in the rightmost bytes in each word in the 10-word range from W0 to W9.




	15	8	7	0
W0	4	1	4	2
W1	4	3	4	4
W2	4	5	4	6
to	to			
W9	3	0	3	1

➔

	15	8	7	0
W0	4	2	4	1
W1	4	4	4	3
W2	4	6	4	5
to	to			
W9	3	1	3	0

MAX/MIN

Instruction	Mnemonic	Variations	Function code	Function
FIND MAXIMUM	MAX	@MAX	182	Finds the maximum value in the range.
FIND MINIMUM	MIN	@MIN	183	Finds the minimum value in the range.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
C	First control word	UDINT	2
R1	First word in range	UINT	Variable
D	Destination word	UINT	1

C: First control word



R1: First word in range



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C										OK						
R1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	
D										---	OK					

Flags

Name	Label	Operation	
		MAX	MIN
Error Flag	ER	<ul style="list-style-type: none"> ON if the content of C is not within the specified range of 0001 through FFFF. OFF in all other cases. 	
Equals Flag	=	<ul style="list-style-type: none"> ON if the maximum value is 0. OFF in all other cases. 	<ul style="list-style-type: none"> ON if the minimum value is 0. OFF in all other cases.
Negative Flag	N	<ul style="list-style-type: none"> ON if bit 15 is ON in the word containing the maximum value. OFF in all other cases. 	<ul style="list-style-type: none"> ON if bit 15 is ON in the word containing the minimum value. OFF in all other cases.


Function

● MAX

MAX(182) searches the range of memory from R1 to R1+(W-1) for the maximum value in the range and outputs that maximum value to D.

When bit 14 of C+1 has been set to 1, MAX(182) writes the PLC memory address of the word containing the maximum value to IR0. (If two or more words within the range contain the maximum value, the address of the first word containing the maximum value is written to IR0.)

When bit 15 of C+1 has been set to 1, MAX(182) treats the data within the range as signed binary data.




● MIN

MIN(183) searches the range of memory from R1 to R1+(W-1) for the minimum value in the range and outputs that minimum value to D.

When bit 14 of C+1 has been set to 1, MIN(183) writes the PLC memory address of the word containing the minimum value to IR0. (If two or more words within the range contain the minimum value, the address of the first word containing the minimum value is written to IR0.)

When bit 15 of C+1 has been set to 1, MIN(183) treats the data within the range as signed binary data.



Hint

When bit 15 of C+1 has been set to 1, the data within the range is treated as signed binary data and hexadecimal values 8000 to FFFF are considered negative. Thus, the results of the search will differ depending on the data-type setting.


Precautions

MAX(182) and MIN(183) can be used in CP2E CPU Units, but cannot be used in CP1E CPU Units.

Example Programming





● MAX

When CIO 0.00 turns ON in the following example, MAX(182) searches the 10-word range beginning at D200 for the maximum value. The maximum value is written to D300 and the PLC memory address of the word containing the maximum value is written to IR0.




● MIN

When CIO 0.00 turns ON in the following example, MIN(183) searches the 10-word range beginning at D200 for the minimum value. The minimum value is written to D300 and the PLC memory address of the word containing the minimum value is written to IR0.



FCS

Instruction	Mnemonic	Variations	Function code	Function
FRAME CHECKSUM	FCS	@FCS	180	Calculates the FCS value for the specified range and outputs the result in ASCII.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
C	First control word	UDINT	2
R1	First word in range	UINT	Variable
D	First destination word	UINT	Variable

C: First control word




R1: First word in range




D: First destination word

When bytes are specified as the operation units:



When words are specified as the operation units:



The leftmost four digits are stored in D+1 and the rightmost four digits are stored in D.

Note C and C+1, all of the words in the calculation range must be in the same data area.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
R1, D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the content of C is not within the specified range of 0001 through FFFF. OFF in all other cases.

Function


FCS(180) calculates the FCS value for W units of data beginning with the data in R1, converts the value to ASCII code, and outputs the result to D (for bytes) or D+1 and D (for words). The settings in C+1 determine whether the units are words or bytes, whether the data is binary (signed or unsigned) or BCD, and whether to start with the right or left byte of R1 if bytes are being added.



When bit 13 of C+1 has been set to 1, FCS(180) operates on bytes of data. In this case, bit 12 determines whether the calculation starts with the rightmost byte of R1 (bit 12 = 1) or the leftmost byte of R1 (bit 12 = 0).

Sample program


When CIO 0.00 is ON in the following example, FCS(180) calculates the FCS value for the 10 bytes of data beginning with the rightmost byte of D100 and writes the result to D200.



Data Control Instructions

PIDAT

Instruction	Mnemonic	Variations	Function code	Function
PID CONTROL WITH AUTOTUNING	PIDAT	---	191	Executes PID control according to the specified parameters. The PID constants can be autotuned.









Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type	Size
S	Input word	UINT	1
C	First parameter word	WORD	41
D	Output word	UINT	1

C: First Parameter Word



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
C											---					
D											OK					

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the C data is out of range. • ON if the actual sampling period is more than twice the designated sampling period. • ON while it is recognized as an error if the manipulated variable does not change in 9999 seconds by limit-cycle during autotuning. • OFF in all other cases.
Greater Than Flag	P_GT	<ul style="list-style-type: none"> • ON if the manipulated variable after the PID action exceeds the upper limit. • OFF in all other cases.
Less Than Flag	P_LT	<ul style="list-style-type: none"> • ON if the manipulated variable after the PID action is below the lower limit. • OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> • ON while PID control is being executed. • OFF in all other cases.


Function

When the execution condition is ON, PIDAT(191) carries out target value filtered PID control with two degrees of freedom according to the parameters designated by C (set value, PID constant, etc.). It takes the specified input range of binary data from the contents of input word S and carries out the PID action according to the parameters that are set. The result is then stored as the manipulated variable in output word D.

The parameter settings are read when the execution condition turns from OFF to ON, and the Error Flag will turn ON if the settings are outside of the permissible range.

If the settings are within the permissible range, PID processing will be executed using the initial values. Bumpless operation is not performed at this time. It will be used for manipulated variables in subsequent PID processing execution. (Bumpless operation is processing that gradually and continuously changes the manipulated variable in order to avoid the adverse effects of sudden changes.)

When the execution condition turns ON, the PV for the specified sampling period is entered and processing is performed.




Autotuning

The status of the AT Command Bit (bit 15 of C+9) is checked every cycle. If this control bit is turned ON in a given cycle, PIDAT(191) will begin autotuning the PID constants. (The changes in the SV will not be reflected while autotuning is being performed.)

The limit-cycle method is used for autotuning. PIDAT(191) forcibly changes the manipulated variable (max. manipulated variable ↔ min. manipulated variable) and monitors the characteristics of the controlled system. The PID constants are calculated based on the characteristics that were observed, and the new P, I, and D constants are stored automatically in C+1, C+2, and C+3. At this point, the AT Command Bit (bit 15 of C+9) is turned OFF and PID control resumes with the new PID constants in C+1, C+2, and C+3.

- If the AT Command Bit is ON when PIDAT(191) execution begins, autotuning will be performed first and then PID control will start with the calculated PID constants.
- If the AT Command Bit is turned ON during PIDAT(191) execution, PIDAT(191) interrupts the PID control being performed with the user-set PID constants, performs autotuning, and then resumes PID control with the calculated PID constants.

The following flowchart shows the autotuning procedure:



Note 1 If autotuning is interrupted by turning OFF the AT Command Bit during autotuning, PID control will start with the PID constants that were being used before autotuning began.

2 Also, if an AT execution error occurs, PID control will start with the PID constants that were being used before autotuning began.

In both cases described in notes 1 and 2, the PID constants will be enabled if they were already calculated when autotuning was interrupted.

PID Control

- The number of valid input data bits within the 16 bits of the PV input (S) is designated by the input range setting in C+6, bits 08 to 11. For example, if 12 bits (4 hex) is designated for the input range, the range from 0000 hex to 0FFF hex will be enabled as the PV. (Values greater than 0FFF hex will be regarded as 0FFF hex.)
- The set value range also depends on the input range.
- Measured values (PV) and set values (SV) are in binary without sign, from 0000 hex to the maximum value of the input range.
- The number of valid output data bits within the 16 bits of the manipulated variable output is designated by the output range setting in C+6, bits 00 to 03. For example, if 12 bits (4 hex) is designated for the output range, the range from 0000 hex to 0FFF hex will be output as the manipulated variable.
- For proportional operation only, the manipulated variable output when the PV equals the SV can be designated as follows:
 - 0: Output 0%
 - 1: Output 50%.
- The direction of proportional operation can be designated as either forward or reverse.
- The upper and lower limits of the manipulated variable output can be designated.
- The sampling period can be designated in units of 10 ms (0.01 to 99.99 s), but the actual PID action is determined by a combination of the sampling period and the time of PIDAT(191) instruction execution (with each cycle).
- The timing of enabling changes made to PID constants can be set to either 1) the beginning of PIDAT(191) instruction execution or 2) the beginning of PID instruction execution and each sampling period. Only the proportional band (P), integral constant (Tik), and derivative constant (Tdk) can be changed each sampling cycle (i.e., during PID instruction execution). The timing is set in bit 1 of C+5.
- When the integral and derivative unit is designated as “1: Sampling period multiple”, and the integral constant (Tik) is below 1 as a result of autotuning, the integral constant (Tik) will be 9999 (Integral operation not executed). In the same way, when the integral and derivative unit is designated as “1: Sampling period multiple”, and the derivative constant (Tdk) is below 1 as a result of autotuning, the derivative constant (Tdk) will be 0 (Derivative operation not executed).

Hint

- PIDAT(191) is executed as if the execution condition was a STOP-RUN signal. PID calculations are executed when the execution condition remains ON for the next cycle after C+11 to C+40 are initialized. Therefore, when using the Always ON Flag (ON) as an execution condition for PIDAT(191), provide a separate process where C+11 to C+40 are initialized when operation is started.

Precautions

- A PID parameter storage word cannot be shared by multiple PIDAT instructions. Even when the same parameter is used in multiple PIDAT instructions, separate words must be specified.
- When changing the PID constants manually, set the PID constant change enable setting (bit 1 of C+5) to 1 so that the values in C+1, C+2, and C+3 are refreshed each sampling period in the PID calculation. This setting also allows the PID constants to be adjusted manually after autotuning.
- Of the PID parameters (C to C+40), only the following parameters can be changed when the execution condition is ON. When any other values have been changed, be sure to change the execution condition from OFF to ON to enable the new settings.
 - Set value (SV) in C
(Can be changed during PID control only. An SV change during autotuning will not be reflected.)
 - PID constant change enable setting (bit 1 of C+5)
 - P, I, and D constants in C+1, C+2, and C+3
(Changes to these constants will be reflected each sampling period only if the PID constant change enable setting (bit 1 of C+5) is set to 1.)
 - AT Command Bit (bit 15 of C+9)
 - AT Calculation Gain (bits 0 to 14 of C+9) and Limit-cycle Hysteresis (C+10) (These values are read when autotuning starts.)

Performance Specifications

Item		Specifications	
PID control method		---	Target value filter-type two-degrees-of-freedom PID method (forward/reverse)
Number of PID control loops		---	Unlimited (1 loop per instruction)
Sampling period		τ	0.01 to 99.99 s
PID constant	Proportional band	P	0.1 to 999.9%
	Integral constant	Tik	1 to 8191, 9999 (No integral action for sampling period multiple, 9999.)
	Derivative constant	Tdk	0 to 8191 (No derivative action for sampling period multiple, 0.)
Set value		SV	0 to 65535 (Valid up to maximum value of input range.)
Measured value		PV	0 to 65535 (Valid up to maximum value of input range.)
Manipulated variable		MV	0 to 65535 (Valid up to maximum value of output range.)



Calculation Method

Calculations in PID control are performed by the target value filtered control with two degrees of freedom.

Block Diagram for Target Value PID with Two Degrees of Freedom

When overshooting is prevented with simple PID control, stabilization of disturbances is slowed (1). If stabilization of disturbances is speeded up, on the other hand, overshooting occurs and response toward the target value is slowed (2).

When target-value PID control with two degrees of freedom is used, on the other hand, there is no overshooting, and response toward the target value and stabilization of disturbances can both be speeded up (3).



PID Parameter Settings

Control data	Item	Contents	Setting range	Change with ON input condition
C	Set value (SV)	The target value of the process being controlled.	Binary data (of the same number of bits as specified for the input range)	Allowed
C+1	Proportional band	The parameter for P action expressing the proportional control range/total control range.	0001 to 270F hex (1 to 9999); (0.1% to 999.9%, in units of 0.1%)	Can be changed with input condition ON if bit 1 of C+5 is 1.
C+2	Tik Integral Constant	A constant expressing the strength of the integral action. As this value increases, the integral strength decreases.	0001 to 1FFF hex (1 to 8191); (9999 = Integral operation not executed) (See note 1.)	
C+3	Tdk Derivative Constant	A constant expressing the strength of the derivative action. As this value increases, the derivative strength decreases.	0001 to 1FFF hex (1 to 8191); (0000 = Derivative operation not executed) (See note 1.)	
C+4	Sampling period (τ)	Sets the period for executing the PID action.	0001 to 270F hex (1 to 9999); (0.01 to 99.99 s, in units of 10 ms)	Not allowed
Bits 04 to 15 of C+5	2-PID parameter (α)	The input filter coefficient. Normally use 0.65 (i.e., a setting of 000). The filter efficiency decreases as the coefficient approaches 0.	000 hex: α = 0.65 Setting from 100 to 163 hex means that the value of the rightmost two digits is set from α= 0.00 to α= 0.99. (See note 2.)	Not allowed
Bit 03 of C+5	Manipulated variable output designation	Designates the manipulated variable output for when the PV equals the SV.	0: Output 0% 1: Output 50%	
Bit 01 of C+5	PID constant change enable setting	The timing of enabling changes made to the proportional band (P), integral constant (Tik), and derivative constant (Tdk) for use in PID calculations.	0: At start of PID instruction execution 1: At start of PID instruction execution and each sampling period	Allowed

Control data	Item	Contents	Setting range	Change with ON input condition
Bit 00 of C+5	PID forward/reverse designation	Determines the direction of the proportional action.	0: Reverse action 1: Forward action	Not allowed
Bit 12 of C+6	Manipulated variable output limit control	Determines whether or not limit control will apply to the manipulated variable output.	0: Disabled (no limit control) 1: Enabled (limit control)	
Bits 08 to 11 of C+6	Input range	The number of input data bits.	0: 8 bits 5: 13 bits 1: 9 bits 6: 14 bits 2: 10 bits 7: 15 bits 3: 11 bits 8: 16 bits 4: 12 bits	
Bits 04 to 07 of C+6	Integral and derivative unit	Determines the unit for expressing the integral and derivative constants.	1: Sampling period multiple 9: Time (unit: 100 ms)	
Bits 00 to 03 of C+6	Output range	The number of output data bits. (The number of output bits is automatically the same as the number of input bits.)	0: 8 bits 5: 13 bits 1: 9 bits 6: 14 bits 2: 10 bits 7: 15 bits 3: 11 bits 8: 16 bits 4: 12 bits	
C+7	Manipulated variable output lower limit	The lower limit for when the manipulated variable output limit is enabled.	0000 to FFFF (binary) (See note 3.)	
C+8	Manipulated variable output upper limit	The upper limit for when the manipulated variable output limit is enabled.	0000 to FFFF (binary) (See note 3.)	
Bit 15 of C+9	AT Command Bit	This control bit starts autotuning. <ul style="list-style-type: none"> Set the AT Command Bit to 1 to perform autotuning. (Autotuning can be started while PIDAT(191) is being executed.) This bit is turned OFF automatically when autotuning is completed. If autotuning is interrupted by turning OFF the AT Command Bit during autotuning, PID control will start with the PID constants that were being used before autotuning began. But if the PID constants were changed after autotuning began, PID control will start with the value set at the time autotuning was interrupted.	As a Control Bit: <ul style="list-style-type: none"> 0 → 1: Executes autotuning. 1 → 0: Interrupts autotuning. (PID(191) turns the bit OFF automatically when autotuning is completed.) As a Flag: 0: Autotuning is not being executed. 1: Autotuning is being executed.	Allowed
Bits 00 to 11 of C+9	AT Calculation Gain	Set this parameter to adjust the contribution of the PID calculation results to the stored values. Normally, leave this parameter set to its default (0000). <ul style="list-style-type: none"> Increase the value when emphasizing stability. Decrease the value when emphasizing responsiveness. 	0000 hex: 1.00 (Default) 0001 to 03E8 hex (1 to 1000); (0.01 to 10.00, in units of 0.01)	Allowed (These parameters are read when autotuning starts.)
C+10	Limit-cycle Hysteresis	Sets the hysteresis when the limit cycle is generated. The default setting for reverse operation turns ON the MV with a hysteresis of SV-20%. Increase this setting if a proper limit cycle cannot be generated because the PV is unstable. However, the AT accuracy will decline if the Limit-cycle Hysteresis is higher than necessary.	0000 hex: 0.20% (Default) 0001 to 03E8 hex: 0.01 to 10.00% in units of 0.01% FFFF hex: 0.00% Note The percentage is with respect to the input range.	

Note 1 When the unit is designated as 1, the range is from 1 to 8,191 times the period. When the unit is designated as 9, the range is from 0.1 to 819.1 s. When 9 is designated, set the integral and derivative times to within a range of 1 to 8,191 times the sampling period.

2 Setting the 2-PID parameter (α) to 000 yields 0.65, the normal value.

3 When the manipulated variable output limit control is enabled (i.e., set to "1"), set the values as follows:
 $0000 \leq \text{MV output lower limit} \leq \text{MV output upper limit} \leq \text{Max. value of output range}$


Sampling Period and Cycle Time

The sampling period can be designated in units of 10 ms (0.01 to 99.99 s), but the actual PID action is determined by a combination of the sampling period and the time of PID instruction execution (with each cycle). The relationship between the sampling period and the cycle time is as follows:

- If the sampling period is less than the cycle time, PID control is executed with each cycle and not with each sampling period.
- If the sampling period is greater than or equal to the cycle time, PID control is not executed with each cycle, but PID(190) is executed when the cumulative value of the cycle time (the time between PID instructions) is greater than or equal to the sampling period. The surplus portion of the cumulative value (i.e., the cycle time's cumulative value minus the sampling period) is carried forward to the next cumulative value.

For example, suppose that the sampling period is 100 ms and that the cycle time is consistently 60 ms. For the first cycle after the initial execution, PID(190) will not be executed because 60 ms is less than 100 ms. For the second cycle, 60 ms + 60 ms is greater than 100 ms, so PID(190) will be executed. The surplus of 20 ms (i.e., 120 ms – 100 ms = 20 ms) will be carried forward.

For the third cycle, the surplus 20 ms is added to 60 ms. Because the sum of 80 ms is less than 100 ms, PID(190) will not be executed. For the fourth cycle, the 80 ms is added to 60 ms. Because the sum of 140 ms is greater than 100 ms, PID(190) will be executed and the surplus of 40 ms (i.e., 140 ms – 100 ms = 40 ms) will be carried forward. This procedure is repeated for subsequent cycles.




PID control

● Proportional Action (P)

Proportional action is an operation in which a proportional band is established with respect to the set value (SV), and within that band the manipulated variable (MV) is made proportional to the deviation. An example for reverse operation is shown in the following illustration.


If the proportional action is used and the present value (PV) becomes smaller than the proportional band, the manipulated variable (MV) is 100% (i.e., the maximum value). Within the proportional band, the MV is made proportional to the deviation (the difference between from SV and PV) and gradually decreased until the SV and PV match (i.e., until the deviation is 0), at which time the MV will be at the minimum value of 0% (or 50%, depending on the setting of the manipulated variable output designation parameter). The MV will also be 0% when the PV is larger than the SV.

The proportional band is expressed as a percentage of the total input range. The smaller the proportional band, the larger the proportional constant and the stronger the corrective action will be. With proportional action an offset (residual deviation) generally occurs, but the offset can be reduced by making the proportional band smaller. If it is made too small, however, hunting will occur.



● Integral Action (I)


Combining integral action with proportional action reduces the offset according to the time that has passed, so that the PV will match the SV. The strength of the integral action is indicated by the integral time, which is the time required for the manipulated variable of the integral action to reach the same level as the manipulated variable of the proportional action with respect to the step deviation, as shown in the following illustration. The shorter the integral time, the stronger the correction by the integral action will be. If the integral time is too short, the correction will be too strong and will cause hunting to occur.



● **Derivative Action (D)**


Proportional action and integral action both make corrections with respect to the control results, so there is inevitably a response delay. Derivative action compensates for that drawback. In response to a sudden disturbance it delivers a large manipulated variable and rapidly restores the original status. A correction is executed with the manipulated variable made proportional to the incline (derivative coefficient) caused by the deviation.

The strength of the derivative action is indicated by the derivative time, which is the time required for the manipulated variable of the derivative action to reach the same level as the manipulated variable of the proportional action with respect to the step deviation, as shown in the following illustration. The longer the derivative time, the stronger the correction by the derivative action will be.



PID Action


PID action combines proportional action (P), integral action (I), and derivative action (D). It produces superior control results even for control objects with dead time. It employs proportional action to provide smooth control without hunting, integral action to automatically correct any offset, and derivative action to speed up the response to disturbances.



Direction of Action

When using PID control, select either of the following two control directions. In either direction, the MV increases as the difference between the SV and the PV increases.



- Forward action: MV is increased when the PV is larger than the SV.
- Reverse action: MV is increased when the PV is smaller than the SV.




Adjusting PID Parameters

The general relationship between PID parameters and control status is shown below.


- When it is not a problem if a certain amount of time is required for stabilization (settling time), but it is important not to cause overshooting, then enlarge the proportional band.
- When overshooting is not a problem but it is desirable to quickly stabilize control, then narrow the proportional band. If the proportional band is narrowed too much, however, then hunting may occur.



- When there is broad hunting, or when operation is tied up by overshooting and undershooting, it is probably because integral action is too strong. The hunting will be reduced if the integral time is increased or the proportional band is enlarged.




- If the period is short and hunting occurs, it may be that the control system response is quick and the derivative action is too strong. In that case, set the derivative action lower.





Sample program


● Interrupting PID Control to Perform Autotuning




- At the rising edge of CIO 0.00 (OFF to ON), the work area in D211 to D240 is initialized according to the parameters (shown below) set in D200 to D208. After the work area has been initialized, PID control is executed and the manipulated variable is output to CIO 20.
- While CIO 0.00 is ON, PID control is executed at the sampling period intervals according to the parameters set in D200 to D210. The manipulated variable is output to CIO 20.
- The PID constants used in PID calculations will not be changed even if the proportional band (P), integral constant (Tik), or derivative constant is changed after CIO 0.00 turns ON.
- At the rising edge of W 0.0 (OFF to ON), SETB(532) turns ON bit 15 of D209 (C+9) and starts autotuning. When autotuning is completed, the calculated P, I, and D constants are written to C+1, C+2, and C+3. PID control is then restarted with the new PID constants.



● Starting PIDAT(191) with Autotuning




At the rising edge of CIO 0.00 (OFF to ON), autotuning will be performed first if bit 15 of D209 (C+9) is ON. When autotuning is completed, the calculated P, I, and D constants are written to C+1, C+2, and C+3. PID control is then started with the calculated PID constants.



● Interrupting Autotuning Before Completion

Autotuning can be interrupted by turning bit 15 of D209 (C+9) from ON to OFF. PID control will be restarted with the P, I, and D constants that were in effect before autotuning was started.



TPO

Instruction	Mnemonic	Variations	Function code	Function
TIME-PROPORTIONAL OUTPUT	TPO	---	685	Inputs the duty ratio or manipulated variable from the specified word, converts the duty ratio to a time-proportional output based on the specified parameters, and outputs the result from the specified output.

Symbol	TPO	
		S: Input word C: First parameter word R: Pulse output bit

Applicable Program Areas

Area	Step program areas	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Input word	UINT	1
C	First parameter word	WORD	7
R	Pulse output bit	BOOL	---

S: Input Word

Specifies the input word containing the input duty ratio or manipulated variable.


- Input duty ratio: 0000 to 2710 hex (0.00% to 100.00%)
- Input manipulated variable (See note.): 0000 to FFFF hex (0 to 65,535 max.) (Bits 00 to 03 of C specify the manipulated variable range, i.e., the number of valid bits in the manipulated variable. Specify the same number of bits as specified for the output range setting in PIDAT(191).)

Note If S is a manipulated variable, specify the word containing the manipulated variable output from a PIDAT(191) instruction.

C: First Parameter Word

Bits 04 to 07 of C specify the input type, i.e., whether the input word contains an input duty ratio or manipulated variable. (Set these bits to 0 hex to specify a input duty ratio or to 1 hex to specify a manipulated variable.)

The following diagram shows the locations of the parameter data.



Note For details, see the description of each parameter.

R: Pulse Output Bit

Specifies the destination output bit for the pulse output.

Normally, specify an output bit allocated to a Transistor Output Unit and connect a solid state relay to the Transistor Output Unit.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S					OK	OK	OK	OK	OK	OK	OK					
C	OK	OK	OK	OK	---	---	---	---	---	---	---	OK	---	---	---	
R																

Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> ON if the input data in S is out of range. (The input data setting range depends on the input type setting.) ON if the C data is out of range. (The manipulated variable range will cause an error only when the input type is set to manipulated variable.) ON if the control period in C+1 is out of range. ON if the output limit function is enabled but the output lower limit (C+2) or output upper limit (C+3) is out of range. ON if the output limit function is enabled but the output lower limit (C+2) is less than or equal to the output upper limit (C+3). OFF in all other cases.

Function


Receives a duty ratio or manipulated variable input from the word address specified by S, converts the duty ratio to a time-proportional output (see note) based on the parameters specified in words C to C+3, and outputs a pulse output to the bit specified by R.

Note A time-proportional output is changed proportionally based on the ON/OFF ratio in input word S. The period in which the ON and OFF status changes is known as the control period and is set in parameter word C+1.
 Example: When the control period is 1 s and the input value is 50%, the bit is ON for 0.5 s and OFF for 0.5 s.
 When the control period is 1 s and the input value is 80%, the bit is ON for 0.8 s and OFF for 0.2 s.

Generally, TPO(685) is used together with PIDAT(191) and the PID instruction's manipulated variable result word (D) is specified as the input word (S) for the TPO(685) instruction. Also, an output bit allocated to a Transistor Output Unit is generally specified as R and a solid state relay is connected to the Transistor Output Unit to perform time-proportional control of a heater (proportional control of the ON/OFF ratio).

● Combining TPO(685) with a PID Control Instruction


When combining TPO(685) with a PID control instruction, the manipulated variable input is divided by the manipulated variable range to calculate the duty ratio, that duty ratio is converted to a time-proportional output, and pulses are output.



In this case, set the same value for the PID Control instruction's output range and the TPO(685) instruction's manipulated variable range. For example, when the PID Control instruction's output range and the TPO(685) instruction's manipulated variable range are both set to 12 bits (0000 to 0FFF hex), the duty ratio is calculated by dividing the manipulated variable from the PID Control instruction by 0FFF hex and TPO(685) converts that duty ratio to a time-proportional output.

● External Wiring Example

Connect the Transistor Output Unit to a solid state relay (SSR) as shown in the following diagram.



Parameter Settings

Control data		Item	Contents	Setting range	Change with ON input condition
Word	Bits				
C	00 to 03	Manipulated variable range	Specifies the number of input data bits.	0 hex: 8 bits 1 hex: 9 bits 2 hex: 10 bits 3 hex: 11 bits 4 hex: 12 bits 5 hex: 13 bits 6 hex: 14 bits 7 hex: 15 bits 8 hex: 16 bits	Allowed
	04 to 07	Input type	Specifies whether S contains a duty ratio or manipulated variable.	0 hex: Duty ratio Setting range for S: 0000 to 2710 hex (0.00 to 100.00%) 1 hex: Manipulated variable Setting range for S: 0000 to FFFF hex (0 to 65,535) (The maximum setting depends on the MV range set with bits 00 to 03 of C.)	Allowed
	08 to 11	Input read timing	Specifies the input read timing.	0 hex: Use the beginning value of the control period 1 hex: Use lower value 2 hex: Use higher value 3 hex: Continuous adjustment	Allowed
	12 to 15	Output limit control	Specifies whether the output limit function is enabled or disabled.	0 hex: Disabled 1 hex: Enabled (See note.)	Allowed
C+1	00 to 15	Control period	Control period (Time period in which the ON/OFF changes are made.)	0064 to 270F hex (1.00 to 99.99 s) Note For example, 1.00 s is set as 0064 hex, and not 0001 hex.	Allowed
C+2	00 to 15	Output lower limit	Specifies the lower limit when the output limit is enabled.	0000 to 2710 hex (0 to 100.00%)	Allowed
C+3	00 to 15	Output upper limit	Specifies the upper limit when the output limit is enabled.	0000 to 2710 hex (0 to 100.00%)	Allowed
C+4	00 to 15	Work area	This work area is used by the system. It cannot be used by the user.	Cannot be used.	---
C+5	00 to 15				
C+6	00 to 15				

Note When the output limit control function is enabled, set the lower and upper limits as follows:
0000 hex ≤ lower limit ≤ upper limit ≤ 2710 hex.

Execution


- The instruction is executed while the input condition is ON.
- When instruction execution starts, the output bit (R) is turned ON/OFF according to the duty ratio.

- The parameters (in C to C+3) are read in real time each time that the instruction is executed. When changing the parameters, change all of them at the same time so that different sets of parameters are not mixed.
- The output (R) is turned ON/OFF when the instruction is executed and the accuracy of the output's ON/OFF timing is 10 ms max.
- Execution of the instruction stops when the input condition goes OFF. At that time, the elapsed time value will be reset and the control period will be initialized.
- The input type setting (bits 04 to 07 of C) determines whether the input word (S) contains a duty ratio or manipulated variable. When S contains the manipulated variable, the duty ratio is calculated by dividing the manipulated variable input by the manipulated variable range (bits 00 to 03 of C).
- The input read timing setting (bits 08 to 11 of C) specifies when the input word (S) is read, as shown in the following table:


Input read timing	Description
0: Use the beginning value of the control period	The duty ratio input is read at the beginning of the control period and the ratio cannot be changed during the control period.
1: Use lower value	If the duty ratio input falls below the duty ratio at the beginning of the control period, the lower value will take precedence and the output ON time will be reduced accordingly.
2: Use higher value	If the duty ratio input rises above the duty ratio at the beginning of the control period, the higher value will take precedence and the output ON time will be increased accordingly.
3: Continuous adjustment	The duty ratio will be read in real time each time the instruction is executed and the ON/OFF operation will be repeated within the control period.

The following diagrams show the operation of each input read timing setting.


- Input time setting = 0 (Use the beginning value of the control period.)




- Input time setting = 1 (Use lower value.)



- Input time setting = 2 (Use higher value.)




- Input time setting = 3 (Continuous adjustment)



- The output limiter function (bits 12 to 15 of C) can be enabled to restrict (saturate) output when it is outside the range between the output limiter lower limit (C + 2) and output limiter upper limit (C + 3).

Precautions

When using TPO(685) in combination with PIDAT(191) in a cyclic task and also using an interrupt task, temporarily disable interrupts by executing DI(693) (DISABLE INTERRUPTS) ahead PIDAT(191) and TPO(685). If interrupts are not disabled and an interrupt occurs between the PIDAT(191) and TPO(685), the control period may be shifted.





Sample program

● Combining TPO(685) with PIDAT(191)

When CIO 0.00 is ON, TPO(685) takes the manipulated variable output from PIDAT(191) (contained in D0), calculates the duty ratio from that manipulated variable value (Duty ratio = MV ÷ MV range), converts the duty ratio to a time-proportional output, and outputs the pulses to bit 01 of CIO 100.


In this case, CIO 100 is allocated to a Transistor Output Unit and bit CIO 100.01 is connected to a solid state relay for heater control.



● Using TPO(685) Alone

When CIO 0.00 is ON, TPO(685) takes the duty ratio in D10, converts the duty ratio to a time-proportional output, and outputs the pulses to bit 00 of CIO 100.

In this case, the control period is 1 s and the output limit function is enabled with a lower limit 20.00% and an upper limit of 80.00%.



SCL

Instruction	Mnemonic	Variations	Function code	Function
SCALING	SCL	@SCL	194	Converts unsigned binary data into unsigned BCD data according to the specified linear function.

Symbol	SCL	
		S: Source word P1: First parameter word R: Result word


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	UINT	1
P1	First parameter word	LWORD	4
R	Result word	WORD	1

P1: First Parameter Word



Note P1 to P1+3 must be in the same area.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
P1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the contents of P1 (Ar) or P1+1 (Br) is not BCD. • ON if the contents of P1+1 (As) and P1+3 (Bs) are equal. • OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> • ON if the result is 0. • OFF in all other cases.

Function


SCL(194) is used to convert the unsigned binary data contained in the source word S into unsigned BCD data and place the result in the result word R according to the linear function defined by points (As, Ar) and (Bs, Br). The address of the first word containing the coordinates of points (As, Ar) and (Bs, Br) is specified for the first parameter word P1. These points define by 2 values (As and Bs) before scaling and 2 values (Ar and Br) after scaling.

The following equations are used for the conversion.

$$R = Bd - \frac{(Br - Ar)}{\text{BCD conversion of } (Bs - As)} \times \text{BCD conversion of } (Bs - S)$$

Points A and B can define a line with either a positive or negative slope. Using a negative slope enables reverse scaling.

- The result will be rounded to the nearest integer. If the result is less than 0000, 0000 will be output as the result.
- If the result is greater than 9999, 9999 will be output.





Hint

- SCL(194) can be used to scale the results of analog signal conversion values from Analog Input Units according to user-defined scale parameters. For example, if a 1 to 5-V input to an Analog Input Unit is input to memory as 0000 to 0FA0 hexadecimal, the value in memory can be scaled to 50 to 200°C using SCL(194).
- SCL(194) converts unsigned binary to unsigned BCD. To convert a negative value, it will be necessary to first add the maximum negative value in the program before using SCL(194) (see example). SCL(194) cannot output a negative value to the result word, R. If the result is a negative value, 0000 will be output to R.

Sample program

In the following example, it is assumed that an analog signal from 1 to 5 V is converted and input to D0 as 0000 to 0FA0 hexadecimal. SCL(194) is used to convert (scale) the value in CIO 200 to a value between 0 and 300 BCD.



When CIO 0.00 is ON, the contents of D0 is scaled using the linear function defined by point A (0000, 0000) and point B (0FA0, 0300). The coordinates of these points are contained in D100 to D103, and the result is output to D200.



P1: D100	0 0 0 0	Ar(BCD)
P1+1:D101	0 0 0 0	As(BIN)
P1+2:D102	0 3 0 0	Br(BCD)
P1+3:D103	0 F A 0	Bs(BIN)

Reference:

An Analog Input Unit actually inputs values from FF38 to 1068 hexadecimal for 0.8 to 5.2 V. SCL(194), however, can handle only unsigned binary values between 0000 and FFFF hexadecimal, making it impossible to use SCL(194) directly to handle signed binary values below 1 V (0000 hexadecimal), i.e., FF38 to FFFF hexadecimal. In an actual application, it is thus necessary to add 00C8 hexadecimal to all values so that FF38 hexadecimal is represented as 0000 hexadecimal before using SCL(194), as shown in the following example.




Point A (00C8 Hex → 0000 (BCD))
Point B (1068 Hex → 0300 (BCD))

P1: D100	0 0 0 0	Ar(BCD)
P1+1:D101	0 0 C 8	As(BIN)
P1+2:D102	0 3 0 0	Br(BCD)
P1+3:D103	1 0 6 8	Bs(BIN)


In this example, values from 0000 to 00C8 hexadecimal will be converted to negative values. SCL(194), however, can output only unsigned BCD values from 0000 to 9999, so 0000 BCD will be output whenever the contents of D0.00 is between 0000 and 00C8 hexadecimal.

Reverse Scaling

Reverse scaling can also be used by setting $A_s < B_s$ and $A_r > B_r$. The following relationship will result.




Reverse scaling can be used, for example, to convert (reverse scale) 1 to 5 V (0000 to 0FA0 hexadecimal) to 0300 to 0000, respectively, as shown in the following diagram.



SCL2

Instruction	Mnemonic	Variations	Function code	Function
SCALING 2	SCL2	@SCL2	486	Converts signed binary data into signed BCD data according to the specified linear function. An offset can be input in defining the linear function.

Symbol	SCL2	
		SCL2(486) S P1 R


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	INT	1
P1	First parameter word	WORD	3
R	Result word	WORD	1

P1: First Parameter Word



Note P1 to P1+2 must be in the same area.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S											OK					
P1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---
R											OK					

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the contents of C+1 (ΔX) is 0000. ON if the contents of C+2 (ΔY) is not BCD. OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> ON if the result is 0. OFF in all other cases.
Carry Flag	P_CY	<ul style="list-style-type: none"> ON if the result is negative. OFF if the result is zero or positive.

Function

SCL2(486) is used to convert the signed binary data contained in the source word S into signed BCD data (the BCD data contains the absolute value and the Carry Flag shows the sign) and place the result in the result word R according to the linear function defined by the slope (ΔX , ΔY) and an offset. The address of the first word containing ΔX , ΔY , and the offset is specified for the first parameter word P1. The sign of the result is indicated by the status of the Carry Flag (ON: negative, OFF: positive).


The following equations are used for the conversion.

$$R = \frac{\Delta Y}{\text{BCD conversion of } \Delta X} \times [(\text{BCD conversion of } S) - (\text{BCD conversion of offset})]$$

Note The slope of the line is $\Delta Y/\Delta X$.

The offset and slope can be a positive value, 0, or a negative value. Using a negative slope enables reverse scaling.

- The result will be rounded to the nearest integer.
- The result in R will be the absolute BCD conversion value and the sign will be indicated by the Carry Flag. The result can thus be between -9999 and 9999.
- If the result is less than -9999, -9999 will be output as the result. If the result is greater than 9999, 9999 will be output.



Hint


- SCL2(486) can be used to scale the results of analog signal conversion values from Analog Input Units according to user-defined scale parameters. For example, if a 1 to 5-V input to an Analog Input Unit is input to memory as 0000 to 0FA0 hexadecimal, the value in memory can be scaled to -100 to 200°C using SCL2(486).
- SCL2(486) converts signed binary to signed BCD. Negative values can thus be handled directly for S. The result of scaling in R and the Carry Flag can also be used to output negative values for the scaling result.

Sample program

● Scaling 1 to 5-V Analog Input to 0 to 300

In the following example, it is assumed that an analog signal from 1 to 5 V is converted and input to CIO 3 as 0000 to 1770 hexadecimal. SCL2(486) is used to convert (scale) the value in CIO 3 to a value between 0000 and 0300 BCD.



When CIO 0.00 is ON, the contents of CIO 3 is scaled using the linear function defined by ΔX (1770), ΔY (0300), and the offset (0). These values are contained in D100 to D102, and the result is output to D200.



● **Scaling 1 to 5-V Analog Input to -200 to 200**

In the following example, it is assumed that an analog signal from 1 to 5 V is converted and input to CIO 3 as 0000 to 1770 hexadecimal. SCL2(486) is used to convert (scale) the value in CIO 3 to a value between -0200 and 0200 BCD.

When CIO 0.00 is ON, the contents of CIO 3 is scaled using the linear function defined by ΔX (1770), ΔY (0400), and the offset (07D0). These values are contained in D100 to D102, and the result is output to D200.



P1:	D100	0	7	D	0	Offset
P1+1:	D101	1	7	7	0	ΔX
P1+2:	D102	0	4	0	0	ΔY

SCL3

Instruction	Mnemonic	Variations	Function code	Function
SCALING 3	SCL3	@SCL3	487	Converts signed BCD data into signed binary data according to the specified linear function. An offset can be input in defining the linear function.

Symbol	SCL3								
		<table border="1"> <tr> <td>SCL3(487)</td> <td></td> </tr> <tr> <td>S</td> <td>S: Source word</td> </tr> <tr> <td>P1</td> <td>P1: First parameter word</td> </tr> <tr> <td>R</td> <td>R: Result word</td> </tr> </table>	SCL3(487)		S	S: Source word	P1	P1: First parameter word	R
SCL3(487)									
S	S: Source word								
P1	P1: First parameter word								
R	R: Result word								


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	WORD	1
P1	First parameter word	WORD	5
R	Result word	INT	1

P1: First Parameter Word



Note P1 to P1+4 must be in the same area.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S											OK					
P1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---		OK	---	---	---
R											OK					

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the contents of S is not BCD. • ON if the contents of C+1 (ΔX) is not between 0001 and 9999 BCD. • OFF in all other cases.
Equals Flag	P_EQ	<ul style="list-style-type: none"> • ON if the result is 0. • OFF in all other cases.
Negative Flag	P_N	<ul style="list-style-type: none"> • ON when the MSB of the R (the result) is 1. • OFF in all other cases.

Function

SCL3(487) is used to convert the signed BCD data (the BCD data contains the absolute value and the Carry Flag shows the sign) contained in the source word S into signed binary data and place the result in the result word R according to the linear function defined by the slope (ΔX , ΔY) and an offset. The maximum and minimum conversion values are also specified. The address of the first word containing ΔX , ΔY , the offset, the maximum conversion, and the minimum conversion is specified for the first parameter word P1.


The sign of the result is indicated by the status of the Carry Flag (ON: negative, OFF: positive). Use STC(040) and CLC(041) to turn the Carry Flag ON and OFF.

The following equations are used for the conversion.

$$R = \frac{\Delta Y}{\text{Binary conversion of } \Delta X} \times ((\text{Binary conversion of } S) + (\text{Offset}))$$

Note The slope of the line is $\Delta Y/\Delta X$.

- The offset and slope can be a positive value, 0, or a negative value. Using a negative slope enables reverse scaling.
- The result will be rounded to the nearest integer.
- The source value in S is treated as an absolute BCD value and the sign is indicated by the Carry Flag. The source value can thus be between -9999 and 9999 .
- If the result is less than the minimum conversion value, the minimum conversion value will be output as the result. If the result is greater than the maximum conversion value, the maximum conversion value will be output.





Hint

SCL3(487) is used to convert data using a user-defined scale to signed binary for Analog Output Units. For example, SCL3(487) can convert 0 to 200 °C to 0000 to 1770 (hex) and output an analog output signal 1 to 5 V from the Analog Output Unit.

Sample program


When a value from 0 to 200 is scaled to an analog signal (1 to 5 V, for example), a signed BCD value of 0000 to 0200 is converted (scaled) to signed binary value of 0000 to 1770 for an Analog Output Unit. When CIO 0.00 turns ON in the following example, the contents of D0 is scaled using the linear function defined by ΔX (0200), ΔY (1770), and the offset (0). These values are contained in D100 to D102. The sign of the BCD value in D0 is indicated by the Carry Flag. The result is output to CIO 103.



P1 :D100	0 0 0 0	Offset
P1+1:D101	0 2 0 0	ΔX
P1+2:D102	1 7 7 0	ΔY
P1+3:D103	1 8 9 C	Max. conversion
P1+4:D104	F E D 4	Min. conversion

AVG

Instruction	Mnemonic	Variations	Function code	Function
AVERAGE	AVG	---	195	Calculates the average value of an input word for the specified number of cycles.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
S	Source word	UINT	1
N	Number of cycles	UINT	1
R	Result first word	UINT	Variable

N: Number of Cycles

The number of cycles must be between 0001 and 0040 hexadecimal (0 to 64 cycles).

R: Result First Word and R+1: First Work Area Word



Note R to R+N+1 must be in the same area.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S, N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---
R	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the contents of N is 0. OFF in all other cases.

Function


For the first N-1 cycles when the execution condition is ON, AVG(195) writes the values of S in order to words starting with R+2. The Previous Value Pointer (bits 00 to 07 of R+1) is incremented each time a value is written. Until the Nth value is written, the contents of S will be output unchanged to R and the Average Value Flag (bit 15 of R+1) will remain OFF.

When the Nth value is written to R+N+1, the average of all the values that have been stored will be computed, the average will be output to R as an unsigned binary value, and the Average Value Flag (bit 15 of R+1) will be turned ON. For all further cycles, the value in R will be updated for the most current N values of S.

The maximum value of N is 64. If a value greater than 64 is specified, operation will use a value of 64.

The Previous Value Pointer will be reset to 0 after N-1 values have been written.

The average value output to R will be rounded to the nearest integer.




Precautions

The processing information (R+1) is cleared to 0000 each time the execution condition changes from OFF to ON.



But the processing information (R+1) will not be cleared to 0000 the first time the program is executed at the start of operation. If AVG(195) is to be executed in the first program scan, clear the First Work Area Word from the program.

Sample program

When CIO 0.00 is ON in the following example, the contents of D100 will be stored one time each scan for the number of scans specified in D200. The contents will be stored in order in the ten words from D302 to D311. The average of the contents of these ten words will be placed in D300 and then bit 15 of D301 will be turned ON.



- In the following example, the content of CIO 40 is set to #0000 and then incremented by 1 each cycle.
- For the first two cycles, AVG(195) moves the content of CIO 40 to D1002 and D1003. The contents of D1001 will also change (which can be used to confirm that the results of AVG(195) has changed).
- On the third and later cycles AVG(195) calculates the average value of the contents of D1002 to D1004 and writes that average value to D1000.



D1000	0	1	1	2	Average
D1001	1	2	8000	8001	Pointer
D1002	0	0	0	3	3 previous values of IR 40
D1003	---	1	1	1	
D1004	---	---	2	2	

Subroutines Instructions

SBS

Instruction	Mnemonic	Variations	Function code	Function
SUBROUTINE CALL	SBS	@SBS	091	Calls the subroutine with the specified subroutine number and executes that program.

Symbol	SBS

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	Subroutine number	---	1

N: Subroutine number

Specifies the subroutine number between 0 and 127 decimal.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---

Combined-use instructions

SBN (subroutine entry) instructions and RET (subroutine return) instructions


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if nesting exceeds 16 levels. • ON if the specified subroutine number does not exist. • ON if a subroutine calls itself. • ON if a subroutine being executed is called. • ON if the specified subroutine is not defined in the current task. • OFF in all other cases.



Function

SBS(091) calls the subroutine with the specified subroutine number. The subroutine is the program section between SBN(092) and RET(093). When the subroutine is completed, program execution continues with the next instruction after SBS(091).

A subroutine can be called more than once in a program.





Subroutines can be nested up to 16 levels. Nesting is when another subroutine is called from within a subroutine program, such as shown in the following example, which is nested to 3 levels.




Precautions

- The subroutine number must be unique for each subroutine. You cannot use the same number for more than one subroutine.
- Each subroutine must have a unique subroutine number. Do not use the same subroutine number for more than one subroutine.
- Observe the following precautions when using differentiated instructions (DIFU(013), DIFD(014), or up/down differentiated instructions) in subroutines.
 - The operation of differentiated instructions in a subroutine is unpredictable if a subroutine is executed more than once in the same cycle. In the following example, subroutine 1 is executed when CIO 0.00 is ON and CIO 1.00 is turned ON by DIFU(013) when CIO 0.01 has gone from OFF to ON. If CIO 0.01 is ON in the same cycle, subroutine 1 will be executed again but this time DIFU(013) will turn CIO 1.00 OFF without checking the status of CIO 0.01.
 - In contrast, a differentiated instruction (UP, DOWN, DIFU(013) or DIFD(014)) would maintain the ON status if the instruction was executed and the output was turned ON but the same subroutine was not called a second time.
 - In the following example, subroutine 1 is executed if CIO 0.00 is ON. Output CIO 1.00 is turned ON by DIFU(013) when CIO 0.01 has gone from OFF to ON. If CIO 0.00 is OFF in the following cycle, subroutine 1 will not be executed again and output CIO 1.00 will remain ON
 - SBS(091) will be treated as NOP(000) when it is within a program section interlocked by IL(002) and ILC(003).




Sample program

● Sequential (Non-nested) Subroutines



When CIO 0.00 is ON in the following example, subroutine 1 is executed and program execution returns to the next instruction after SBS(091) 1. When CIO 0.01 is ON, subroutine 2 is executed and program execution returns to the next instruction after SBS(091) 2.



● Nested Subroutines



When CIO 0.00 is ON in the following example, subroutine 1 is executed. If CIO 0.01 is ON, subroutine 2 is executed from within subroutine 1 and program execution returns to the next instruction after SBS(091) 2 when subroutine 2 is completed. Execution of subroutine 1 continues and program execution returns to the next instruction after SBS(091) 1 when subroutine 1 is completed.

SBN/RET

Instruction	Mnemonic	Variations	Function code	Function
SUBROUTINE ENTRY	SBN	---	092	Indicates the beginning of the subroutine program with the specified subroutine number.
SUBROUTINE RETURN	RET	---	093	Indicates the end of a subroutine program.

Symbol	SBN	RET
		

Applicable Program Areas

● SBN

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	Not allowed	Not allowed	OK

● RET

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	Not allowed	OK	OK

Operands

Operand	Description	Data type	Size
		SBN	
N	Subroutine number	---	1

● SBN

N: Subroutine number

Specifies the subroutine number between 0 and 127 decimal.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
SBN	N	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---

Combined-use instructions

SBS (subroutine call) instruction

Flags

● SBN/RET


There are no flags affected by this instruction.

Function

● SBN

SBN(092) indicates the beginning of the subroutine with the specified subroutine number. The end of the subroutine is indicated by RET(093).

The region of the program beginning at the first SBN(092) instruction is the subroutine region. A subroutine is executed only when it has been called by SBS(091).




● RET


When program execution reaches RET(093), it is automatically returned to the next instruction after the SBS(091) instruction that called the subroutine.

Precautions


- Place the subroutine program area (SBN(092) to RET(093)) in the same task as the SBS(091) instruction of the same number. Subroutines in other tasks cannot be called.



- The step instructions, STEP(008) and SNXT(009) cannot be used in subroutines.




- Place the subroutines after the main program and just before the END(001) instruction in the program for each task. If part of the main program is placed after the subroutine region, that program section will be ignored.



Note The input method for the subroutine number, N, is different for the CX-Programmer. Input #0 to #127 on the CX-Programmer.

Sample program

When CIO 0.00 is ON in the following example, subroutine 10 is executed and program execution returns to the next instruction after the SBS(091) or MCRO(099) instruction that called the subroutine.



Interrupt Control Instructions

CP1E/CP2E CPU Units support the following interrupts.

Type	Execution condition	Setting procedure
I/O Interrupts	Interrupt input from the built-in Input on the CPU Rack turns ON/OFF.	Use the MSKS instruction to assign inputs from Interrupt Input on the CPU Rack.
Scheduled Interrupts	Scheduled (fixed intervals)	Use the MSKS instruction to set the interrupt interval.

Outline of Interrupt Control Instructions

● SET INTERRUPT MASK: MSKS(690)

Both I/O interrupt tasks and scheduled interrupt tasks are masked (disabled) when the PLC enters RUN mode. MSKS(690) can be used to unmask or mask I/O interrupts and set the time intervals for scheduled interrupts.

● CLEAR INTERRUPT: CLI(691)

CLI(691) clears or retains recorded interrupt inputs for I/O interrupts or sets the time to the first scheduled interrupt for scheduled interrupts. It also clears or retains recorded high-speed counter interrupts.

● DISABLE INTERRUPTS: DI(693)

DI(693) disables execution of all interrupt tasks.

● ENABLE INTERRUPTS: EI(694)

EI(694) enables execution of all interrupt tasks.

Precautions in Using Interrupt Tasks

● Precautions for All Interrupts

- When multiple interrupts occur at once, the order of execution of the interrupts is as follows:
I/O interrupt > scheduled interrupt

Note "A > B" indicates that A is given priority over B. On the same interrupt level, lower numbered tasks are given priority over higher numbered tasks.

● Precautions for I/O Interrupts

- Only built-in inputs from CP1E/CP2E CPU Units are supported for interrupt tasks.
- Use interrupt inputs on the CPU Rack from 0ch02 bit to 0ch09 bit. I/O interrupt tasks will not be executed if using any other input.
- All interrupt inputs that have been detected will be cleared when the interrupt mask is cleared.
- There is no limit on the number of I/O interrupt inputs that can be recorded, but only one interrupt is recorded for each I/O interrupt number. Furthermore, the recorded interrupt is not cleared until its interrupt task has been completed, so a new interrupt input will be ignored if it is received while its interrupt task is being executed.

● Precautions for Scheduled Interrupts

- Be sure that the time interval is longer than the time required to execute the scheduled interrupt task.
- To accurately control the time to the first interrupt and the interrupt interval, program CLI(691) to set the time to the first schedule interrupt just before programming MSKS(690). If MSKS(690) is used to restart a schedule interrupt, the time to the first scheduled interrupt will be accurate even if CLI(691) is not used.
- The time unit for the scheduled interrupt is always 0.1ms.

Related Memory Area Words

Name	Address	Operation
Maximum Interrupt Task Processing Time	A440	The maximum processing time for an interrupt task is stored in binary data in 0.1-ms units and is cleared at the start of operation.
Interrupt Task with Maximum Processing Time	A441	<p>The interrupt task number with maximum processing time is stored in binary data. Here, 8000 to 800F Hex correspond to task numbers 00 to 0F Hex.</p> <p>A441.15 will turn ON when the first interrupt occurs after the start of operation. The maximum processing time for subsequent interrupt tasks will be stored in the rightmost two digits in hexadecimal and will be cleared at the start of operation.</p>

MSKS

Instruction	Mnemonic	Variations	Function code	Function
SET INTERRUPT MASK	MSKS	@MSKS	690	Controls whether I/O interrupt tasks and scheduled interrupt tasks are executed.

Symbol	MSKS	
		N: Interrupt identifier

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	Interrupt identifier	---	1
C	Control data	UINT	1

(1) I/O Interrupt Task

Operand	Contents	
	Disabling/Enabling Interrupt Input Setting	Specifying Up/Down Differentiation of an Interrupt Input
N	I/O Interrupt No.	I/O Interrupt No.
	102: Interrupt input 2 (interrupt task 2)	112: Interrupt input 2 (interrupt task 2)
	103: Interrupt input 3 (interrupt task 3)	113: Interrupt input 3 (interrupt task 3)
	104: Interrupt input 4 (interrupt task 4)	114: Interrupt input 4 (interrupt task 4)
	105: Interrupt input 5 (interrupt task 5)	115: Interrupt input 5 (interrupt task 5)
	106: Interrupt input 6 (interrupt task 6) (Cannot be used in CP1E-E10D□-□)	116: Interrupt input 6 (interrupt task 6) (Cannot be used in CP1E-E10D□-□)
N	107: Interrupt input 7 (interrupt task 7) (Cannot be used in CP1E-E10D□-□)	117: Interrupt input 7 (interrupt task 7) (Cannot be used in CP1E-E10D□-□)
	108: Interrupt input 8 (interrupt task 8) (Only can be used in CP2E-N20/30/40/60D□-□)	118: Interrupt input 8 (interrupt task 8) (Only can be used in CP2E-N20/30/40/60D□-□)
	109: Interrupt input 9 (interrupt task 8) (Only can be used in CP2E-N20/30/40/60D□-□)	119: Interrupt input 9 (interrupt task 8) (Only can be used in CP2E-N20/30/40/60D□-□)
C	Interrupt Mask	Interrupt Mask
	0000 hex: Enable (unmask) the interrupt (direct mode). 0001 hex: Disable (mask) the interrupt (direct mode).	0000 hex: Up-differentiation (Detect rising edge.) 0001 hex: Down-differentiation (Detect falling edge.)

Note When the up/down differentiation setting is changed, all detected interrupt inputs will be cleared.

(2) Resetting and Starting Scheduled Interrupts

Operand	Contents	
	N	Scheduled Interrupt No.
4 or 14: Scheduled interrupt 0 (interrupt task 1)		
C	Scheduled interrupt time units	Scheduled interrupt set time
	Any time unit setting	0 decimal (0000 hex): Disable interrupt. (Stop internal timer.)
	0.1 ms	10 to 9,999 decimal (000A to 270F hex): Enable interrupt. (Reset internal timer value, and then start timer with interrupt interval between 1.0 and 999.9 ms.)
Note Settings 0001 to 000A cannot be used. An error will occur if one of these settings is used.		

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
C	OK	OK	OK	OK	OK	OK	OK	OK	OK		OK	OK	OK			

Flags

Name	Label	Operation
Error Flag	P_ER	<p>ON if N is not within the specified range.</p> <p>Errors when specifying I/O Interrupts:</p> <ul style="list-style-type: none"> The Error Flag will go ON if C is not within the specified range. <p>Errors when specifying Scheduled Interrupts:</p> <ul style="list-style-type: none"> The Error Flag will go ON if C is not between 10 and 9,999 decimal (000A to 270F hex). <p>OFF in all other cases.</p>

Function

When the program execution starts, the interrupt inputs that generate I/O interrupt tasks are masked (disabled), and the internal timers creating the timer interrupts that generate scheduled interrupt tasks are stopped.

Use MSKS(690) to enable the I/O interrupts and timer interrupts, so that the corresponding interrupt tasks can be executed.

The value of N specifies the interrupt task and the kind of processing that will be performed.

(1) N = 102 to 109: Enabling/Disabling the Interrupt Inputs of I/O Interrupt Tasks

- Enables or disables the interrupt inputs specified by N, based on the status of the bits in C. With this function, MSKS(690) can control whether or not each task is executed.
- When an interrupt input is enabled, any interrupts detected up to that point will be cleared.

(2) N = 112 to 119: Specifying the Differentiation of Interrupt Inputs

- Specifies whether the interrupt inputs specified by N are up-differentiated or down-differentiated, based on the status of the bits in C.
- Use the differentiation specification together with the enabling/disabling function. If MSKS(690) is not executed to specify up or down differentiation, the interrupt inputs are up-differentiated (the default setting).
- When MSKS(690) is executed to specify an interrupt input's up or down differentiation, any interrupts detected up to that point will be cleared.

(3) N = 4 or 14: Resetting and Restarting Scheduled Interrupt Tasks

- Sets the time interval (specified by C) for the specified scheduled interrupt task (specified by N), resets the internal timer's PV, and starts the internal timer. Since the internal timer's PV is reset, this function maintains the proper interval from the execution of MSKS(690) until the start of the first interrupt.

Hint

The longest interrupt task processing time is stored in A440 (Maximum Interrupt Task Processing Time). At the same time, the task number of the interrupt task with the longest interrupt task processing time is stored in A441 (Interrupt Task with Maximum Processing Time).


Precaution

- Be sure that the time interval is longer than the time required to execute the scheduled interrupt task.
- To accurately control the time to the first interrupt and the interrupt interval, program CLI(691) to set the time to the first schedule interrupt just before programming MSKS(690). If MSKS(690) is used to restart a schedule interrupt, however, the time to the first scheduled interrupt will be accurate even if CLI(691) is not used.
- During the execution of a scheduled interrupt, the scheduled interrupt set time cannot be changed. Please change the scheduled interrupt set time after disable interrupt (stop internal timer) is set with MSKS instruction.

Sample program


● Examples for Input Interrupts

When W0.00 turns ON in the following example, the first MSKS(690) (1) specifies generating input interrupts for input interrupt 3 when the interrupt input turns ON and the second MSKS(690) (2) unmask the interrupt.



● Example for Scheduled Interrupts

When W0.01 turns ON in the following example, MSKS(690) sets the schedule interrupt interval for schedule interrupt 0 to 10.5 ms (assuming the unit is set to 0.1 ms in the PLC Setup), resets the internal timer, and starts the internal timer.



CLI

Instruction	Mnemonic	Variations	Function code	Function
CLEAR INTERRUPT	CLI	@CLI	691	Clears/retains recorded interrupt inputs, sets the time to the first scheduled interrupt for scheduled interrupt tasks.

Symbol	CLI	
		N: Interrupt number C: Control data

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	Interrupt number	---	1
C	Control data	UINT	1

(1) Clearing/Retaining an I/O Interrupt Task's Recorded Interrupt Inputs

Operand	Contents	
N	Interrupt Input No.	
	102:	Interrupt input 2 (interrupt task 2)
	103:	Interrupt input 3 (interrupt task 3)
	104:	Interrupt input 4 (interrupt task 4)
	105:	Interrupt input 5 (interrupt task 5)
	106:	Interrupt input 6 (interrupt task 6) (Cannot be used in CP1E-E10D□-□)
	107:	Interrupt input 7 (interrupt task 7) (Cannot be used in CP1E-E10D□-□)
	108:	Interrupt input 8 (interrupt task 8) (Only can be used in CP2E-N20/30/40/60D□-□)
C	Recorded Interrupt	
	0000 hex:	Retain the recorded interrupt.
	0001 hex:	Clear the recorded interrupt.

(2) Setting the Time to the First Scheduled Interrupts

Operand	Contents	
N	Scheduled Interrupt No.	
	4:	Interrupt task 0 (interrupt task 1)
C	Scheduled interrupt time units (Set in the PLC Setup.)	Scheduled interrupt set time
	0.1 ms	10 to 9,999 decimal (000A to 270F hex): Sets time to first interrupt between 1.0 and 999.9 ms.

(3) Clearing/Retaining High-speed Counter Interrupts

Operand	Contents
N	High-speed Counter Input
	10: High-speed counter input 0
	11: High-speed counter input 1
	12: High-speed counter input 2
	13: High-speed counter input 3
	14: High-speed counter input 4
	15: High-speed counter input 5 (Cannot be used in CP1E-E10D□-□)
C	Recorded Interrupt
	0000 hex: Retain the recorded interrupt.
	0001 hex: Clear the recorded interrupt.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
C	OK	OK	OK	OK	OK	OK	OK	OK	OK		OK	---	OK			

Flags


Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N is not within the specified range. ON if C is not 0000 or 0001 hex (for I/O interrupts or high-speed counter interrupts). ON if C is not within the specified range of 10 to 9,999 decimal (000A to 270F hex) for scheduled interrupts. OFF in all other cases.

Function

Depending on the value of N, CLI(691) clears the specified recorded I/O interrupts, sets the time before execution of the first scheduled interrupt, or clears the specified recorded high-speed counter interrupts.

(1) N = 102 to 109: Clearing Interrupt Inputs

CLI(691) clears a recorded interrupt input specified by N, when the corresponding bit of C is ON and retains the recorded interrupt input when the corresponding bit is OFF.




If an I/O interrupt task is being executed and an interrupt input with a different interrupt number is received, that interrupt number is recorded internally. The recorded I/O interrupts are executed later in order of their priority (from the lowest number to the highest).

If you want to ignore interrupt inputs that are received while an interrupt task is being executed, use CLI(691) to clear the recorded interrupts before they are executed.

(2) N = 4: Setting the Time to the First Scheduled Interrupt Task

When N is 4, the content of C specifies the time interval to the first scheduled interrupt task.




(3) N = 10 or 15: Clearing High-speed Counter Interrupts

When N is 10 or 15, CLI(691) clears or retains the recorded high-speed counter interrupt (target comparison) specified by N.

Sample program


● **Example for Input Interrupts**

When W0.00 turns ON in the following example, CLI(691) clears all interrupts stored for input interrupt 2.




● **Example for First Scheduled Interrupts**

When W0.01 turns ON in the following example, CLI(691) sets the time to the first schedule interrupt 10.5 ms (0069 hex = 105 decimal).




● **Example for High-speed Counter Interrupts**

When W0.02 turns ON in the following example, CLI(691) clears all interrupts stored for high-speed counter interrupt 0.



DI

Instruction	Mnemonic	Variations	Function code	Function
DISABLE INTERRUPTS	DI	@DI	693	Disables execution of all interrupt tasks except the power OFF interrupt.

Symbol	DI
	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if DI(693) is executed from an interrupt task. OFF in all other cases.

Function


DI(693) is executed from the main program to temporarily disable all interrupt tasks (I/O interrupts, scheduled interrupts).

Precautions

All interrupt tasks will remain disabled until EI(694) is executed.

DI(693) cannot be executed from an interrupt task.

Sample program



When CIO 0.00 is ON in the following example, DI(693) disables all interrupt tasks.

EI

Instruction	Mnemonic	Variations	Function code	Function
ENABLE INTERRUPTS	EI	---	694	Enables execution of all interrupt tasks that were disabled with DI(693).



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if EI(694) is executed from an interrupt task. OFF in all other cases.


Function

- EI(694) is executed from the main program to temporarily enable all interrupt tasks that were disabled by DI(693). DI(693) disables all interrupts (I/O interrupts, scheduled interrupts).

Precautions

- EI(694) does not require an execution condition. It is always executed with an ON execution condition.
- EI(694) enables the interrupt tasks that were disabled by DI(693). It cannot unmask I/O interrupts that have not been unmasked by MSKS(690) or set scheduled interrupts that have not been set by MSKS(690).
- EI(694) cannot be executed in an interrupt task.


Sample program



High-speed Counter/Pulse Output Instructions

INI

Instruction	Mnemonic	Variations	Function code	Function
MODE CONTROL	INI	@INI	880	INI(880) can be used to execute the following operations <ul style="list-style-type: none"> To start comparison with the high-speed counter comparison table To stop comparison with the high-speed counter comparison table To change the PV of the high-speed counter. To change the PV of interrupt inputs in counter mode. To change the PV of the pulse output (origin fixed at 0). To stop or decelerate to stop pulse output.

Symbol	INI	
		P: Port specifier C: Control data NV: First word with new PV

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	WORD	1
C	Control data	UINT	1
NV	First word with new PV	DWORD	2

P: Port Specifier


P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)
0010 hex	High-speed counter 0
0011 hex	High-speed counter 1
0012 hex	High-speed counter 2
0013 hex	High-speed counter 3
0014 hex	High-speed counter 4
0015 hex	High-speed counter 5 (Cannot be used in CP1E-E10D□-□)
0030 hex	Linear interpolation 0 (Only can be used in CP2E N□□-type CPU Units)
0031 hex	Linear interpolation 1 (Only can be used in CP2E-N30/40/60D□-□)
1000 hex	PWM(891) output 0

C: Control Data

C	INI(880) function
0000 hex	Starts comparison.
0001 hex	Stops comparison.
0002 hex	Changes the PV.
0003 hex	Stops pulse output.
0004 hex	Decelerative stopping (Only can be used in CP2E N□□-type CPU Units)

NV: First Word with New PV

If C is 0002 hex (i.e., when changing a PV), NV and NV+1 contain the new PV. Any values in NV and NV+1 are ignored when C is not 0002 hex.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
NV	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, C, or NV is exceeded. ON if the combination of P and C is not allowed. ON if a comparison table has not been registered but starting comparison is specified. ON if a new PV is specified for a port that is currently outputting pulses. ON if changing the PV of a high-speed counter is specified for a port that is not specified for a high-speed counter. ON if INI(880) is executed in an interrupt task for a high-speed counter and an interrupt occurs when CTBL(882) is executed. OFF in all other cases.

Function

INI(880) performs the operation specified in C for the port specified in P. The possible combinations of operations and ports are shown in the following table.

P: Port specifier	C: Control data				
	0000 hex: Start comparison	0001 hex: Stop comparison	0002 hex: Change PV	0003 hex: Stop pulse output	0004 hex: Decelerative stopping
0000 to 0003 hex: Pulse output	Not allowed.	Not allowed.	OK	OK	Not allowed.
0010 to 0015 hex: High-speed counter input	OK	OK	OK	Not allowed.	Not allowed.
0030 or 0031 hex: Linear interpolation	Not allowed.	Not allowed.	Not allowed.	OK	OK
1000 hex: PWM (891) output	Not allowed.	Not allowed.	Not allowed.	OK	Not allowed.

● Starting Comparison (C = 0000 hex)

If C is 0000 hex, INI(880) starts comparison of a high-speed counter's PV to the comparison table registered with CTBL(882).

Note A target value comparison table must be registered in advance with CTBL(882). If INI(880) is executed without registering a table, the Error Flag will turn ON.

● Stopping Comparison (C = 0001 hex)

If C is 0001 hex, INI(880) stops comparison of a high-speed counter's PV to the comparison table registered with CTBL(882).

● Changing a PV (C = 0002 hex)

Port and mode		Operation	Setting range
Pulse output (P = 0000 to 0003 hex)		The present value of the pulse output is changed. The new value is specified in NV and NV+1. Note This instruction can be executed only when pulse output is stopped. An error will occur if it is executed during pulse output.	8000 0000 to 7FFF FFFF hex (-2,147,483,648 to 2,147,483,647)
High-speed counter input (P = 0010 to 0015 hex)	Linear Mode	Differential inputs, increment/decrement pulses, or pulse + direction inputs Note An error will occur for the instruction if the specified port is not set for a high-speed counter.	8000 0000 to 7FFF FFFF hex (-2,147,483,648 to 2,147,483,647)
			Increment pulse input
	Ring Mode		0000 0000 to FFFF FFFF hex (0 to 4,294,967,295)

● Stopping Pulse Output (P = 0000 to 0003, 0030, 0031 or 1000 hex and C = 0003 hex)


If C is 0003 hex, INI(880) immediately stops pulse output for the specified port or linear interpolation. If this instruction is executed when pulse output is already stopped, then the pulse amount setting will be cleared.

● Decelerative Stopping (P = 0030 or 0031 hex and C = 0004 hex)

If C is 0004 hex, INI(880) decelerates to stop linear interpolation for the specified port. The deceleration rate complies with the designation of the linear interpolation in operation.

Sample program

When CIO 0.00 turns ON in the following example, SPED(885) starts outputting pulses from pulse output 0 in Continuous Mode at 500 Hz. When CIO 0.01 turns ON, pulse output is stopped by INI(880).



PRV

Instruction	Mnemonic	Variations	Function code	Function
HIGH-SPEED COUNTER PV READ	PRV	@PRV	881	PRV(881) reads the High-speed counter PV and pulse output PV and interrupt input PV in counter mode.

Symbol	PRV						
		<table border="1"> <tr> <td>P</td> <td>P: Port specifier</td> </tr> <tr> <td>C</td> <td>C: Control data</td> </tr> <tr> <td>D</td> <td>D: First destination word</td> </tr> </table>	P	P: Port specifier	C	C: Control data	D
P	P: Port specifier						
C	C: Control data						
D	D: First destination word						

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
C	Control data	---	1
D	First destination word	WORD	Variable


P: Port Specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)
0010 hex	High-speed counter 0
0011 hex	High-speed counter 1
0012 hex	High-speed counter 2
0013 hex	High-speed counter 3
0014 hex	High-speed counter 4
0015 hex	High-speed counter 5 (Cannot be used in CP1E-E10D□-□)
1000 hex	PWM(891) output 0

C: Control Data

C	PRV(881) function
0000 hex	Reads the PV.
0001 hex	Reads status.
0002 hex	Reads range comparison results.
00□3 hex	P = 0000 to 0003: Reads the output frequency of pulse output 0 to pulse output 3. C = 0003 hex P = 0010: Reads the frequency of high-speed counter input 0. C = 0013 hex: 10-ms sampling method C = 0023 hex: 100-ms sampling method C = 0033 hex: 1-s sampling method

D: First Destination Word



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P or C is exceeded. ON if the combination of P and C is not allowed. ON if reading range comparison results is specified even though range comparison is not being executed. ON if reading the output frequency is specified for anything except for high-speed counter 0. ON if specified for a port not set for a high-speed counter. ON if PRV(881) is executed for a pulse output during the linear interpolation. OFF in all other cases.

Function

PRV(881) reads the data specified in C for the port specified in P. The possible combinations of data and ports are shown in the following table.

P: Port specifier	C: Control data		
	0000 hex: Read PV	0001 hex: Read status	0002 hex: Read range comparison results
0000 to 0003 hex: Pulse output	OK	OK	Not allowed.
0010 to 0015 hex: High-speed counter input	OK	OK	OK
1000 hex: PWM (891) output	Not allowed.	OK	Not allowed.

P: Port specifier	00□3 hex: Read frequency			
	0003 hex: Pulse output read high-speed counter frequency	0013 hex: 10-ms sampling method	0023 hex: 100-ms sampling method	0033 hex: 1-s sampling method
0000 to 0003 hex: Pulse output	OK	Not allowed.	Not allowed.	Not allowed.
0010 hex: High-speed counter input	Not allowed.	OK (high-speed counter 0 only)	OK (high-speed counter 0 only)	OK (high-speed counter 0 only)
1000 hex: PWM (891) output	Not allowed.	Not allowed.	Not allowed.	Not allowed.

● Reading a PV (C = 0000 hex)


Port and mode		Operation	Setting range
Pulse output (P = 0000 to 0003 hex)		The present value of the pulse output is stored in D and D+1.	8000 0000 to 7FFF FFFF hex (-2,147,483,648 to 2,147,483,647)
High-speed counter input (P = 0010 to 0015 hex)	Linear Mode	The present value of the high-speed counter is stored in D and D+1.	8000 0000 to 7FFF FFFF hex (-2,147,483,648 to 2,147,483,647)
	Ring Mode		0000 0000 to FFFF FFFF hex (0 to 4,294,967,295)

● Reading Status (C = 0001 hex)

Port and mode	Operation	Results of reading
Pulse output	The pulse output status is stored in D.	
High-speed counter input	The high-speed counter status is stored in D.	
PWM(891) output	The PWM(891) output is stored in D.	

● Reading the Results of Range Comparison (C = 0002 hex)

If C is 0002 hex, PRV(881) reads the results of range comparison and stores it in D as shown in the following diagram.



● Reading Pulse Output or High-speed Counter Frequency (C = 00□3 hex)

If C is 00□3 hex, PRV(881) reads the frequency being output from pulse output 0 to 3 or the frequency being input to high-speed counter 0 and stores it in D and D+1.

0000 to 0003 hex (Reading the frequency of pulse output 0 to 3)

0000 0000 to 0001 86A0 hex (0 to 100,000)

0010 hex (Reading the frequency of high-speed counter 0)

Counter input method: Any input method other than 4× differential phase mode:

Result = 00000000 to 000186A0 hex (0 to 100,000)

Note If a frequency higher than 100 kHz has been input, the output will remain at the maximum value of 000186A0 hex.

Counter input method: 4× differential phase mode:

Result = 00000000 to 00030D40 hex (0 to 200,000)

Note If a frequency higher than 200 kHz has been input, the output will remain at the maximum value of 00030D40 hex.

● Pulse Frequency Calculation Methods

The function counts the number of pulses within a fixed interval (the sampling time) and calculates the frequency from that count. One of the following three sampling times can be selected by setting the rightmost two digits of C.


Sampling time	Value of C	Description
10 ms	0013 hex	Counts the number of pulses every 10 ms. The error is 10% max. at 1 kHz.
100 ms	0023 hex	Counts the number of pulses every 100 ms. The error is 1% max. at 1 kHz.
1 s	0033 hex	Counts the number of pulses every 1 s. The error is 0.1% max. at 1 kHz.

Precautions


- If the counter is reset when P is 0010 hex (high-speed counter 0) and C is 0013, 0023, or 0033 hex (sampling method), the data read during the sampling time when the counter was reset will not be dependable.
- Cannot read the PVs and status of the pulse output with PRV(881) instruction during the linear interpolation. P_ER will be turned ON when PRV(881) is executed.

Sample program

When CIO 0.00 turns ON in the following programming example, CTBL(882) registers a range comparison table for high-speed counter 0 and starts comparison. When CIO 0.01 turns ON, PRV(881) reads the range comparison results at that time and stores them in CIO 0100.



When CIO 1.00 turns ON in the following programming example, PRV(881) reads the frequency of the pulse being input to high-speed counter 0 at that time and stores it as a hexadecimal value in D200 and D201.



CTBL

Instruction	Mnemonic	Variations	Function code	Function
REGISTER COMPARISON TABLE	CTBL	@CTBL	882	CTBL(882) is used to register a comparison table and perform comparisons for a high-speed counter PV.

Symbol	CTBL								
		<table border="1"> <tr> <td>CTBL(882)</td> <td></td> </tr> <tr> <td>P</td> <td>P: Port specifier</td> </tr> <tr> <td>C</td> <td>C: Control data</td> </tr> <tr> <td>TB</td> <td>TB: First comparison table word</td> </tr> </table>	CTBL(882)		P	P: Port specifier	C	C: Control data	TB
CTBL(882)									
P	P: Port specifier								
C	C: Control data								
TB	TB: First comparison table word								

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
C	Control data	---	1
TB	First comparison table word	LWORD	Variable

P: Port specifier


P	Port
0000 hex	High-speed counter 0
0001 hex	High-speed counter 1
0002 hex	High-speed counter 2
0003 hex	High-speed counter 3
0004 hex	High-speed counter 4
0005 hex	High-speed counter 5 (Cannot be used in CP1E-E10D□-□)

C: Control data


C	CTBL(882) function
0000 hex	Registers a target value comparison table and starts comparison.
0001 hex	Registers a range comparison table and performs one comparison.
0002 hex	Registers a target value comparison table. Comparison is started with INI(880).
0003 hex	Registers a range comparison table. Comparison is started with INI(880).

TB: First comparison table word

- TB is the first word of the comparison table. The structure of the comparison table depends on the type of comparison being performed. For target value comparison, the length of the comparison table is determined by the number of target values specified in TB. The table can be between 4 and 19 words long, as shown below.



- For range comparison, the comparison table always contains six ranges. The table is 30 words long, as shown below. If it is not necessary to set six ranges, set the interrupt task number to FFFF hex for all unused ranges.



Note Always set the upper limit greater than or equal to the lower limit for any one range.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
TB	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the specified range for P or C is exceeded. • ON if the number of target values specified for target value comparison is set to 0. • ON if the number of target values specified for target value comparison exceeds 6. • ON if the upper value is less than the lower value for any range. • ON if the set values for all ranges are disabled during a range comparison. • ON if the high-speed counter is set for incremental pulse mode and decrementing is set in the table as the direction for comparison. • ON if the same target value is specified more than once in the same comparison direction for target comparison when the high-speed counter is set to incremental pulse mode and linear mode. • ON if an instruction is executed when the high-speed counter is set to Ring Mode and the specified value exceeds the maximum ring value. • ON if specified for a port not set for a high-speed counter. • ON if executed for a different comparison method while comparison is already in progress. • OFF in all other cases.

Function

CTBL(882) registers a comparison table and starts comparison for the port specified in P and the method specified in C. Once a comparison table is registered, it is valid until a different table is registered or until the CPU Unit is switched to PROGRAM mode.

Each time CTBL(882) is executed, comparison is started under the specified conditions. When using CTBL(882) to start comparison, it is normally sufficient to use the differentiated version (@CTBL(882)) of the instruction or an execution condition that is turned ON only for one scan.

Note If an interrupt task that has not been registered is specified, a fatal program error will occur the first time an interrupt is generated.

● Registering a Comparison Table (C = 0002 or 0003 hex)

If C is set to 0002 or 0003 hex, a comparison table will be registered, but comparison will not be started. Comparison is started with INI(880).

● Registering a Comparison Table and Starting Comparison (C = 0000 or 0001 hex)

If C is set to 0000 or 0001 hex, a comparison table will be registered, and comparison will be started.

● Stopping Comparison

Comparison is stopped with INI(880). It makes no difference what instruction was used to start comparison.

● Target Value Comparison

The corresponding interrupt task is called and executed when the PV matches a target value.

- The same interrupt task number can be specified for more than one target value.
- The direction can be set to specify whether the target value is valid when the PV is being incremented or decremented. If bit 15 in the word used to specify the interrupt task number for the range is OFF, the PV will be compared to the target value only when the PV is being incremented, and if bit 00 is ON, only when the PV is being decremented.
- The comparison table can contain up to 6 target values, and the number of target values is specified in TB (i.e., the length of the table depends on the number of target values that is specified).
- Comparisons are performed for all target values registered in the table.

Note 1 An error will occur if the same target value with the same comparison direction is registered more than once in the same table.

2 If the high-speed counter is set for incremental pulse mode, an error will occur if decrementing is set in the table as the direction for comparison.

3 If the count direction changes while the PV equals a target value that was reached in the direction opposite to that set as the comparison direction, the comparison condition for that target value will not be met. Do not set target values at peak and bottom values of the count value.

● Range Comparison


The corresponding interrupt task is called and executed when the PV enters a set range.

- The same interrupt task number can be specified for more than one target value.
- The range comparison table contains 6 ranges, each of which is defined by a lower limit and an upper limit. If a range is not to be used, set the interrupt task number to FFFF hex to disable the range.
- The interrupt task is executed only once when the PV enters the range.
If the PV is within more than one range when the comparison is made, the interrupt task for the range closest to the beginning of the table will be given priority and other interrupt tasks will be executed in following cycles.
- If there is no reason to execute an interrupt task, specify AAAA hex as the interrupt task number. The range comparison results can be read with PRV(881) or using the Range Comparison In-progress Flags.

Note An error will occur if the upper limit is less than the lower limit for any one range.


Sample program

When CIO 0.00 turns ON in the following programming example, CTBL(882) registers a target value comparison table and starts comparison for high-speed counter 0. The PV of the high-speed counter is counted incrementally and when it reaches 500, it equals target value 1 and interrupt task 1 is executed. When the PV is incremented to 1000, it equals target value 2 and interrupt task 2 is executed.



SPED

Instruction	Mnemonic	Variations	Function code	Function
SPEED OUTPUT	SPED	@SPED	885	SPED(885) is used to set the output pulse frequency for a specific port and start pulse output without acceleration or deceleration.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
P	Port specifier	UINT	1
M	Output mode	WORD	1
F	First pulse frequency word	UDINT	2


P: Port specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

M: Output mode



F: First pulse frequency word



Specify the pulse frequency in Hz.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, M	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
F	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, M, or F is exceeded. ON if PLS2(887), ORG(889), IFEED(892) or ITPL(893) is already being executed to control pulse output for the specified port. ON if SPED(885) or INI(880) is used to change the mode between continuous and independent output during pulse output. ON if SPED(885) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. ON if SPEC(885) is executed in independent mode with an absolute number of pulses and the origin has not been established. OFF in all other cases.

Function

SPED(885) starts pulse output on the port specified in P using the method specified in M at the frequency specified in F. Pulse output will be started each time SPED(885) is executed. It is thus normally sufficient to use the differentiated version (@SPED(885)) of the instruction or an execution condition that is turned ON only for one scan.



In independent mode, pulse output will stop automatically when the number of pulses set with PULS(886) in advance have been output. In continuous mode, pulse output will continue until stopped from the program.

An error will occur if the mode is changed between independent and continuous mode while pulses are being output.

Note SPED instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.

In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.

● Continuous Mode Speed Control

When continuous mode operation is started, pulse output will be continued until it is stopped from the program.

Note Pulse output will stop immediately if the CPU Unit is changed to PROGRAM mode.

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Starting pulse output	To output with specified speed	Changing the speed (frequency) in one step	<p>The graph shows pulse frequency on the vertical axis and time on the horizontal axis. A horizontal dashed line represents the 'Target frequency'. A vertical arrow labeled 'Execution of SPED(885)' points to the start of the pulse output, which immediately jumps to the target frequency level.</p>	Outputs pulses at a specified frequency.	SPED(885) (Continuous)
Changing settings	To change speed in one step	Changing the speed during operation	<p>The graph shows pulse frequency on the vertical axis and time on the horizontal axis. A lower horizontal line represents the 'Present frequency' and a higher horizontal dashed line represents the 'Target frequency'. A vertical arrow labeled 'Execution of SPED(885)' points to the moment the pulse frequency changes from the present frequency to the target frequency.</p>	Changes the frequency (higher or lower) of the pulse output in one step.	SPED(885) (Continuous) ↓ SPED(885) (Continuous)

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Stopping pulse output	Stop pulse output	Immediate stop	<p>Pulse frequency</p> <p>Present frequency</p> <p>Time</p> <p>Execution of INI(880)</p>	Stops the pulse output immediately.	SPED(885) (Continuous) ↓ INI(880)
	Stop pulse output	Immediate stop	<p>Pulse frequency</p> <p>Present frequency</p> <p>Time</p> <p>Execution of SPED(885)</p>	Stops the pulse output immediately.	SPED(885) (Continuous) ↓ SPED(885) (Continuous, Target frequency of 0 Hz)

● Independent Mode Positioning

When independent mode operation is started, pulse output will be continued until the specified number of pulses has been output.


- Note**
- Pulse output will stop immediately if the CPU Unit is changed to PROGRAM mode.
 - The number of output pulses must be set each time output is restarted.
 - The number of output pulses must be set in advance with PULS(881). Pulses will not be output for SPED(885) if PULS(881) is not executed first.
 - The direction set in the SPED(885) operand will be ignored if the number of pulses is set with PULS(881) as an absolute value.

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Starting pulse output	To output with specified speed	Positioning without acceleration or deceleration	<p>Pulse frequency</p> <p>Specified number of pulses (Specified with PULS(886).)</p> <p>Target frequency</p> <p>Time</p> <p>Execution of SPED(885)</p> <p>Outputs the specified number of pulses and then stops.</p>	Starts outputting pulses at the specified frequency and stops immediately when the specified number of pulses has been output.	PULS(886) ↓ SPED(885) (Independent)
Changing settings	To change speed in one step	Changing the speed in one step during operation	<p>Pulse frequency</p> <p>Specified number of pulses (Specified with PULS(886).)</p> <p>New target frequency</p> <p>Original target frequency</p> <p>Time</p> <p>Execution of SPED(885) (independent mode)</p> <p>SPED(885) (independent mode) executed again to change the target frequency. (The target position is not changed.)</p> <p>Number of pulses specified with PULS(886) does not change.</p>	SPED(885) can be executed during positioning to change (raise or lower) the pulse output frequency in one step. The target position (specified number of pulses) is not changed.	PULS(886) ↓ SPED(885) (Independent) ↓ SPED(885) (Independent)

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Stopping pulse output	To stop pulse output (Number of pulses setting is not preserved.)	Immediate stop		Stops the pulse output immediately and clears the number of output pulses setting.	PULS(886) ↓ SPED(885) (Independent) ↓ INI(880)
	Stop pulse output (Number of pulses setting is not preserved.)	Immediate stop		Stops the pulse output immediately and clears the number of output pulses setting.	PULS(886) ↓ SPED(885) (Independent) ↓ SPED(885), (Independent, Target frequency of 0 Hz)


Sample program

When CIO 0.00 turns ON in the following programming example, PULS(886) sets the number of output pulses for pulse output 0. An absolute value of 5,000 pulses is set. SPED(885) is executed next to start pulse output using the pulse + direction method in the clockwise direction in independent mode at a target frequency of 500 Hz. .



PULS

Instruction	Mnemonic	Variations	Function code	Function
SET PULSES	PULS	@PULS	886	PULS(886) is used to set the pulse output amount (number of output pulses).

Symbol	PULS							
		<table border="1"> <tr> <td>P</td> <td>P: Port specifier</td> </tr> <tr> <td>T</td> <td>T: Pulse type</td> </tr> <tr> <td>N</td> <td>N: Number of pulses</td> </tr> </table>	P	P: Port specifier	T	T: Pulse type	N	N: Number of pulses
P	P: Port specifier							
T	T: Pulse type							
N	N: Number of pulses							

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
T	Pulse type	---	1
N	Number of pulses	DINT	2


P: Port specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

T: Pulse type

T	Pulse type
0000 hex	Relative
0001 hex	Absolute

N and N+1: Number of pulses



Relative pulse output:
0 to 2,147,483,647 (0000 0000 to 7FFF FFFF hex)

Absolute pulse output:
-2,147,483,648 to 2,147,483,647 (8000 0000 to 7FFF FFFF hex)

- The actual number of movement pulses that will be output are as follows:
For relative pulse output, the number of movement pulses = the set number of pulses.
For absolute pulse output, the number of movement pulses = the set number of pulses - the PV.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, T	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
N	OK	OK	OK	OK	OK	OK	OK	OK	OK		---	---	OK			

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, T, or N is exceeded. ON if PULS(886) is executed for a port that is already outputting pulses. ON if PULS(886) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. OFF in all other cases.


Function

PULS(886) sets the pulse type and number of pulses specified in T and N for the port specified in P. Actual output of the pulses is started later in the program using SPED(885) or ACC(888) in independent mode.

- Note**
- An error will occur if PULS(886) is executed when pulses are already being output. Use the differentiated version (@PULS(886)) of the instruction or an execution condition that is turned ON only for one scan to prevent this.
 - The calculated number of pulses output for PULS(886) will not change even if INI(880) is used to change the PV of the pulse output.
 - The direction set for SPED(885) or ACC(888) will be ignored if the number of pulses is set with PULS(881) as an absolute value.
 - It is possible to move outside of the range of the PV of the pulse output amount (-2,147,483,648 to 2,147,483,647).
 - PULS instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.
In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.

Sample program

When CIO 0.00 turns ON in the following programming example, PULS(886) sets the number of output pulses for pulse output 0. An absolute value of 5,000 pulses is set. SPED(885) is executed next to start pulse output using the pulse + direction method in the clockwise direction in independent mode at a target frequency of 500 Hz.



PLS2

Instruction	Mnemonic	Variations	Function code	Function
PULSE OUTPUT	PLS2	@PLS2	887	PLS2(887) outputs a specified number of pulses to the specified port. Pulse output starts at a specified startup frequency, accelerates to the target frequency at a specified acceleration rate, decelerates at the specified deceleration rate, and stops at approximately the same frequency as the startup frequency.

Symbol	PLS2								
		<table border="1"> <tr> <td>P</td> <td>P: Port specifier</td> </tr> <tr> <td>M</td> <td>M: Output mode</td> </tr> <tr> <td>S</td> <td>S: First word of settings table</td> </tr> <tr> <td>F</td> <td>F: First word of starting frequency</td> </tr> </table>	P	P: Port specifier	M	M: Output mode	S	S: First word of settings table	F
P	P: Port specifier								
M	M: Output mode								
S	S: First word of settings table								
F	F: First word of starting frequency								

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
M	Output mode	---	1
S	First word of settings table	WORD	6
F	First word of starting frequency	UDINT	2




P: Port Specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

M: Output Mode



S: First Word of Settings Table




The actual number of movement pulses that will be output are as follows:

- For relative pulse output, the number of movement pulses = the set number of pulses.
- For absolute pulse output, the number of movement pulses = the set number of pulses – the PV.

F: First Word of Starting Frequency

The starting frequency is given in F and F+1.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, M	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---			OK			
F										OK						

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the specified range for P, M, S, or F is exceeded. • ON if PLS2(887) is executed for a port that is already outputting pulses for SPED(885), ORG(889), IFEEED(892) or ITPL(893). • ON if PLS2(887) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. • ON if PLS2(887) is executed for an absolute pulse output but the origin has not been established. • OFF in all other cases.

Function


PLS2(887) starts pulse output on the port specified in P using the mode specified in M at the start frequency specified in F (1 in diagram).

The frequency is increased every pulse control period (4 ms) at the acceleration rate specified in S until the target frequency specified in S is reached (2 in diagram).

When the target frequency has been reached, acceleration is stopped and pulse output continues at a constant speed (3 in diagram).

The deceleration point is calculated from the number of output pulses and deceleration rate set in S and when that point is reached, the frequency is decreased every pulse control period (4 ms) at the deceleration rate specified in S until the starting frequency specified in S is reached, at which point pulse output is stopped (4 in diagram).

Pulse output is started each time PLS2(887) is executed. It is thus normally sufficient to use the differentiated version (@PLS2(887)) of the instruction or an execution condition that is turned ON only for one scan.



PLS2(887) can be used only for positioning.

PLS2(887) can be executed during pulse output for ACC(888) in either independent or continuous mode, and during acceleration, constant speed, or deceleration. (See notes 1 and 2.) ACC(888) can also be executed during pulse output for PLS2(887) during acceleration, constant speed, or deceleration.

- Note 1** Executing PLS2(887) during speed control with ACC(888) (continuous mode) with the same target frequency as ACC(888) can be used to achieve interrupt feeding of a fixed distance. Acceleration will not be performed by PLS2(887) for this application, but if the acceleration rate is set to 0, the Error Flag will turn ON and PLS2(887) will not be executed. Always set the acceleration rate to a value other than 0.
- 2** If PLS2 (887) is executed during the period from pulse output stop to one cycle after the stop (when pulse output in-progress flag is ON), pulse output will start again in the next cycle after stopping. However, if pulse output is stopped by INI (880), the pulse output instruction will become invalid within one cycle after the stop. Execute the instruction till the pulse output in-progress flag is OFF.
- 3** PLS2 instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.
In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.

● Independent Mode Positioning


Note Pulse output will stop immediately if the CPU Unit is changed to PROGRAM mode.

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Starting pulse output	Complex trapezoidal control	Positioning with trapezoidal acceleration and deceleration (Separate rates used for acceleration and deceleration; starting speed) The number of pulses can be changed during positioning.		Accelerates and decelerates at a fixed rates. The pulse output is stopped when the specified number of pulses has been output. (See note.) Note The target position (specified number of pulses) can be changed during positioning.	PLS2(887)
Changing settings	To change speed smoothly (with unequal acceleration and deceleration rates)	Changing the target speed (frequency) during positioning (different acceleration and deceleration rates)		PLS2(887) can be executed during positioning to change the acceleration rate, deceleration rate, and target frequency. Note To prevent the target position from being changed intentionally, the original target position must be specified in absolute coordinates.	PLS2(887) ↓ PLS2(887) PULS(886) ↓ ACC(888) (Independent) ↓ PLS2(887)
	To change target position	Changing the target position during positioning (multiple start function)		PLS2(887) can be executed during positioning to change the target position (number of pulses), acceleration rate, deceleration rate, and target frequency. Note If a constant speed cannot be maintained after changing the settings, an error will occur and the original operation will continue to the original target position.	PLS2(887) ↓ PLS2(887) PULS(886) ↓ ACC(888) (Independent) ↓ PLS2(887)
	To change target position and speed smoothly	Changing the target position and target speed (frequency) during positioning (multiple start function)		PLS2(887) can be executed during positioning to change the target position (number of pulses), acceleration rate, deceleration rate, and target frequency. Note If a constant speed cannot be maintained after changing the settings, an error will occur and the original operation will continue to the original target position.	PULS(886) ↓ ACC(888) (Independent) ↓ PLS2(887) PLS2(887) ↓ PLS2(887)

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Changing settings, continued	To change target position and speed smoothly, continued	Changing the acceleration and deceleration rates during positioning (multiple start function)		PLS2(887) can be executed during positioning (acceleration or deceleration) to change the acceleration rate or deceleration rate.	PULS(886) ↓ ACC(888) (Independent) ↓ PLS2(887) ↓ PLS2(887)
	To change direction	Changing the direction during positioning		PLS2(887) can be executed during positioning with absolute pulse specification to change to absolute pulses and reverse direction.	PLS2(887) ↓ PLS2(887) ↓ PULS(886) ↓ ACC(888) (Independent) ↓ PLS2(887)
Stopping pulse output	Stop pulse output (Number of pulses setting is not preserved.)	Immediate stop		Stops the pulse output immediately and clears the number of output pulses.	PLS2(887) ↓ INI(880)
	Stop pulse output smoothly. (Number of pulses setting is not preserved.)	Decelerate to a stop		Decelerates the pulse output to a stop.	PLS2(887) ↓ ACC(888) (Independent, target frequency of 0 Hz)

Note Triangular Control

If the specified number of pulses is less than the number required to reach the target frequency and return to zero, the function will automatically reduce the acceleration/deceleration time and perform triangular control (acceleration and deceleration only.) An error will not occur.




● Switching from Continuous Mode Speed Control to Independent Mode Positioning

Example application	Frequency changes	Description	Procedure/instruction
Change from speed control to fixed distance positioning during operation		PLS2(887) can be executed during a speed control operation started with ACC(888) to change to positioning operation.	ACC(888) (Continuous) ↓ PLS2(887)
Fixed distance feed interrupt			

Sample program

When CIO 0.00 turns ON in the following programming example, PLS2(887) starts pulse output from pulse output 0 with an absolute pulse specification of 100,000 pulses. Pulse output is accelerated at a rate of 500 Hz every 4 ms starting at 200 Hz until the target speed of 50 kHz is reached. From the deceleration point, the pulse output is decelerated at a rate of 250 Hz every 4 ms starting until the starting speed of at 200 Hz is reached, at which point pulse output is stopped.



ACC

Instruction	Mnemonic	Variations	Function code	Function
ACCELERATION CONTROL	ACC	@ACC	888	ACC(888) outputs pulses to the specified output port at the specified frequency using the specified acceleration and deceleration rate.

Symbol	ACC								
		<table border="1"> <tr> <td>ACC(888)</td> <td></td> </tr> <tr> <td>P</td> <td>P: Port specifier</td> </tr> <tr> <td>M</td> <td>M: Output mode</td> </tr> <tr> <td>S</td> <td>S: First word of settings table</td> </tr> </table>	ACC(888)		P	P: Port specifier	M	M: Output mode	S
ACC(888)									
P	P: Port specifier								
M	M: Output mode								
S	S: First word of settings table								

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
M	Output mode	---	1
S	First word of settings table	WORD	3

P: Port Specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

M: Output Mode



Note Use the same pulse output method when using both pulse outputs 0 and 1.

S: First Word of Settings Table

S

15	0
Acceleration/deceleration rate	1 to 65535 Hz (#0001 to FFFF)

Specify the increase or decrease in the frequency per pulse control period (4 ms).

S+1

Lower word with target frequency

 0 to 100,000 Hz
 S+2

Upper word with target frequency

 (0000 0000 to 0001 86A0 hex)

Specify the frequency after acceleration or deceleration in Hz.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, M	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, M, or S is exceeded. ON if pulses are being output using ORG(889), IFEEED(892) or ITPL(893) for the specified port. ON if ACC(888) is executed to switch between independent and continuous mode for a port that is outputting pulses for SPED(885), ACC(888), or PLS2(887). ON if ACC(888) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. ON if ACC(888) is executed for an absolute pulse output in independent mode but the origin has not been established. OFF in all other cases.

Function

ACC(888) starts pulse output on the port specified in P using the mode specified in M using the target frequency and acceleration/deceleration rate specified in S. The frequency is increased every pulse control period (4 ms) at the acceleration rate specified in S until the target frequency specified in S is reached.

Pulse output is started each time ACC(888) is executed. It is thus normally sufficient to use the differentiated version (@ACC(888)) of the instruction or an execution condition that is turned ON only for one scan.



In independent mode, pulse output stops automatically when the specified number of pulses has been output. In continuous mode, pulse output continues until it is stopped from the program.

An error will occur if an attempt is made to switch between independent and continuous mode during pulse output.

PLS2(887) can be executed during pulse output for ACC(888) in either independent or continuous mode, and during acceleration, constant speed, or deceleration. (See note.) ACC(888) can also be executed during pulse output for PLS2(887) during acceleration, constant speed, or deceleration.

If ACC(888) is executed in independent or continuous mode with a target frequency of 0 Hz and then ACC(888) or PLS2(887) is executed before pulse output stops, the target frequency will not change and pulse output will stop. Execute ACC(888) or PLS2(887) after pulse output stops.

Note 1 Executing PLS2(887) during speed control with ACC(888) (continuous mode) with the same target frequency as ACC(888) can be used to achieved interrupt feeding of a fixed distance. Acceleration will not be performed by PLS2(887) for this application, but if the acceleration rate is set to 0, the Error Flag will turn ON and PLS2(887) will not be executed. Always set the acceleration rate to a value other than 0.

2 If ACC (888) or PLS2 (887) is executed during the period from pulse output stop to one cycle after the stop (when pulse output in-progress flag is ON), pulse output will start again in the next cycle after stopping. However, if pulse output is stopped by INI (880), the pulse output instruction will become invalid within one cycle after the stop. Execute the instruction till the pulse output in-progress flag is OFF.

3 ACC instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.

In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.

● **Continuous Mode Speed Control**

Pulse output will continue until it is stopped from the program.

Note Pulse output will stop immediately if the CPU Unit is changed to PROGRAM mode.

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Starting pulse output	To output with specified acceleration and speed	Accelerating the speed (frequency) at a fixed rate		Outputs pulses and changes the frequency at a fixed rate.	ACC(888) (Continuous)
Changing settings	To change speed smoothly	Changing the speed smoothly during operation		Changes the frequency from the present frequency at a fixed rate. The frequency can be accelerated or decelerated.	ACC(888) or SPED(885) (Continuous) ↓ ACC(888) (Continuous)
		Changing the speed in a polyline curve during operation		Changes the acceleration or deceleration rate during acceleration or deceleration.	ACC(888) (Continuous) ↓ ACC(888) (Continuous)
	Decelerating to a stop		The deceleration rate is changed while decelerating. Note If the target frequency is set to 0 Hz, the current deceleration rate will be used.	ACC(888) (Continuous) ↓ ACC(888) (Continuous) ↓ ACC(888) (Continuous, target frequency of 0 Hz)	
Stopping pulse output	To stop pulse output	Immediate stop		Immediately stops pulse output.	ACC(888) (Continuous) ↓ INI(880) (Continuous)
	To stop pulse output smoothly	Decelerating to a stop		Decelerated pulse output to a stop. Note If the target frequency of the second ACC(888) instruction is 0 Hz, the deceleration rate from the first ACC(888) instruction will be used.	ACC(888) (Continuous) ↓ ACC(888) (Continuous, target frequency of 0)

● Independent Mode Positioning

When independent mode operation is started, pulse output will be continued until the specified number of pulses has been output.

The deceleration point is calculated from the number of output pulses and deceleration rate set in S and when that point is reached, the frequency is decreased every pulse control period (4 ms) at the deceleration rate specified in S until the specified number of points has been output, at which point pulse output is stopped.

Note 1 Pulse output will stop immediately if the CPU Unit is changed to PROGRAM mode.


- 2 The number of output pulses must be set each time output is restarted.
- 3 The number of output pulses must be set in advance with PULS(881). Pulses will not be output for ACC(888) if PULS(881) is not executed first.
- 4 The direction set in the ACC(888) operand will be ignored if the number of pulses is set with PULS(881) as an absolute value.

Operation	Purpose	Application	Frequency changes	Description	Procedure/ instruction
Starting pulse output	Simple trapezoidal control	Positioning with trapezoidal acceleration and deceleration (Same rate used for acceleration and deceleration; no starting speed) The number of pulses cannot be changed during positioning.		Accelerates and decelerates at the same fixed rate and stops immediately when the specified number of pulses has been output. (See Note.) Note The target position (specified number of pulses) cannot be changed during positioning.	PULS(886) ↓ ACC(888) (Independent)
Changing settings	To change speed smoothly (with the same acceleration and deceleration rates)	Changing the target speed (frequency) during positioning (acceleration rate = deceleration rate)		ACC(888) can be executed during positioning to change the acceleration/deceleration rate and target frequency. The target position (specified number of pulses) is not changed.	PULS(886) ↓ ACC(888) or SPED(885) (Independent) ↓ ACC(888) (Independent) ↓ PLS2(887) ↓ ACC(888) (Independent)
Stopping pulse output	To stop pulse output. (Number of pulses setting is not preserved.)	Immediate stop		Pulse output is stopped immediately and the remaining number of output pulses is cleared.	PULS(886) ↓ ACC(888) (Independent) ↓ INI(880)

Operation	Purpose	Application	Frequency changes	Description	Procedure/instruction
Stopping pulse output, continued	To stop pulse output smoothly. (Number of pulses setting is not preserved.)	Decelerating to a stop		Decelerates the pulse output to a stop. Note If ACC(888) started the operation, the original acceleration/deceleration rate will remain in effect. If SPED(885) started the operation, the acceleration / deceleration rate will be invalid and the pulse output will stop immediately.	PULS(886) ↓ ACC(888) or SPED(885) (Independent) ↓ ACC(888) (Independent, independent, target frequency of 0) PLS2(887) ↓ ACC(888) (Independent, target frequency of 0)



Note Triangular Control

If the specified number of pulses is less than the number required to reach the target frequency and return to zero, the function will automatically reduce the acceleration/deceleration time and perform triangular control (acceleration and deceleration only.) An error will not occur.




Sample program

When CIO 0.00 turns ON in the following programming example, ACC(888) starts pulse output from pulse output 0 in continuous mode in the clockwise direction using the pulse + direction method. Pulse output is accelerated at a rate of 20 Hz every 4 ms until the target frequency of 500 Hz is reached. When CIO 0.01 turns ON, ACC(888) changes to an acceleration rate of 10 Hz every 4 ms until the target frequency of 1,000 Hz is reached.



ORG

Instruction	Mnemonic	Variations	Function code	Function
ORIGIN SEARCH	ORG	@ORG	889	ORG(889) performs an origin search or origin return operation.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
C	Control data	---	1

P: Port Specifier

P	Port
0000 hex	Pulse output 0
0001 hex	Pulse output 1
0002 hex	Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

C: Control Data



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P,C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P or C is exceeded. ON if ORG(889) is specified for a port during pulse output for SPED(885), ACC(888), PLS2(887), IFEEED(892) or ITPL(893). ON if ORG(889) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. ON if the origin search or origin return parameters set in the PLC Setup are not within range. ON if the Origin Search High Speed is less than or equal to the Origin Search Proximity Speed or the Origin Search Proximity Speed is less than or equal to the Origin Search Initial Speed. ON if an origin return operation is attempted when the origin has not been established. OFF in all other cases.

Function

ORG(889) performs an origin search or origin return operation for the port specified in P using the method specified in C.

The following parameters must be set in the PLC Setup before ORG(889) can be executed.

Origin search	Origin return
<ul style="list-style-type: none"> Origin Search Function Enable/Disable Origin Search Operating Mode Origin Search Operation Setting Origin Detection Method Origin Search Direction Setting Origin Search/Return Initial Speed Origin Search High Speed Origin Search Proximity Speed Origin Compensation Origin Search Acceleration Rate Origin Search Deceleration Rate Limit Input Signal Type Origin Proximity Input Signal Type Origin Input Signal Type Positioning Monitor Time 	<ul style="list-style-type: none"> Origin Search/Return Initial Speed Origin Return Target Speed Origin Return Acceleration Rate Origin Return Deceleration Rate

An origin search or origin return is started each time ORG(889) is executed. It is thus normally sufficient to use the differentiated version (@ORG(889)) of the instruction or an execution condition that is turned ON only for one scan.

Note ORG instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.

In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.

● Origin Search (Bits 12 to 15 of C = 0 hex)


ORG(889) starts outputting pulses using the specified method at the Origin Search Initial Speed (1 in diagram).

Pulse output is accelerated to the Origin Search High Speed using the Origin Search Acceleration Rate (2 in diagram).

Pulse output is then continued at constant speed until the Origin Proximity Input Signal turns ON (3 in diagram), from which point pulse output is decelerated to the Origin Search Proximity Speed using the Origin Search Deceleration Rate (4 in diagram).

Pulses are then output at constant speed until the Origin Input Signal turns ON (5 in diagram).

Pulse output is stopped when the Origin Input Signal turns ON (6 in diagram).



When the origin search operation has been completed, the Error Counter Reset Output will be turned ON.


The above operation, however, depends on the operating mode, origin detection method, and other parameters.

● **Origin Return (Bits 12 to 15 of C = 1 hex)**

ORG(889) starts outputting pulses using the specified method at the Origin Return Initial Speed (1 in diagram).



Pulse output is accelerated to the Origin Return Target Speed using the Origin Return Acceleration Rate (2 in diagram) and pulse output is continued at constant speed (3 in diagram).

The deceleration point is calculated from the number of pulses remaining to the origin and the deceleration rate and when that point is reached, the pulse output is decelerated (4 in diagram) at the Origin Return Deceleration Rate until the Origin Return Start Speed is reached, at which point pulse output is stopped at the origin (5 in diagram).



Sample program

When CIO 0.00 turns ON in the following programming example, ORG(889) starts an origin return operation for pulse output 0 by outputting pulses using the pulse + direction method. According to the PLC Setup, the initial speed is 100 pps, the target speed is 200 pps, and the acceleration and deceleration rates are 50 Hz/4 ms.




The PLC Setup parameters are as follows:

Parameter	Setting
Pulse Output 0 Starting Speed for Origin Search and Origin Return	0000 0064 hex: 100 pps
Pulse Output 0 Origin Return Target Speed	0000 00C8 hex: 200 pps
Pulse Output 0 Origin Return Acceleration Rate	0032 hex: 50 hex/4 ms
Pulse Output 0 Origin Return Deceleration Rate	0032 hex: 50 hex/4 ms

PWM

Instruction	Mnemonic	Variations	Function code	Function
PULSE WITH VARIABLE DUTY FACTOR	PWM	@PWM	891	PWM(891) is used to output pulses with the specified duty factor from the specified port.

Symbol	PWM	
		P: Port specifier F: Frequency D: Duty factor

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
F	Frequency	---	1
D	Duty factor	---	1

P: Port Specifier

P	Port
1000 hex	PWM output 0 (duty factor: in increments of 1%, frequency 0.1 Hz)
1100 hex	PWM output 0 (duty factor: in increments of 1%, frequency 1 Hz)

F: Frequency

F specifies the frequency of the PWM output between 2.0 and 6,553.5 Hz (0.1 Hz units, 0014 to FFFF hex), or between 2 and 32,000 Hz (2 Hz units, 0002 to 7D00 hex).

D: Duty Factor

- 0.0% to 100.0% (0.1% units, 0000 to 03E8 hex)

D specifies the duty factor of the PWM output, i.e., the percentage of time that the output is ON.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
F, D	OK	OK	OK	OK	OK	OK	OK	OK	OK		OK	---	OK			

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, F, or D is exceeded. ON if pulses are being output using instructions other than PWM (891) for the specified port. ON if PWM(891) is executed in an interrupt task when an instruction controlling PWM output is being executed in a cyclic task. OFF in all other cases.

Function

PWM(891) outputs the frequency specified in F at the duty factor specified in D from the port specified in P. PWM(891) can be executed during duty-factor PWM output to change the duty factor without stopping PWM output. Any attempts to change the frequency will be ignored.

PWM output is started each time PWM(891) is executed. It is thus normally sufficient to use the differentiated version (@PWM(891)) of the instruction or an execution condition that is turned ON only for one scan.


The PWM output will continue either until INI(880) is executed to stop it (C = 0003 hex: stop PWM output) or until the CPU Unit is switched to PROGRAM mode.

Note PWM instruction can be used only with transistor output type of CP1E N/NA□□-type and CP2E N/S□□-type CPU Unit.

In case of transistor output type of CP1E/CP2E E□□-type CPU Unit or relay output type, NOP processing is applied.


Sample program

When CIO 0.00 turns ON in the following programming example, PWM(891) starts PWM output from PWM output 0 at 200 Hz with a duty factor of 50%. When CIO 0.01 turns ON, the duty factor is changed to 25%.



IFEED

Instruction	Mnemonic	Variations	Function code	Function
INTERRUPT FEEDING	IFEED	@IFEED	892	IFEED(892) uses an input interrupt as a trigger to switch from speed control to position control and move the specified number of pulses. IFEED(892) is supported only by the CJ2M.



Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
P	Port specifier	---	1
C	Control word	---	1
S	First word of settings table	WORD	6


P: Port Specifier

P	
0000 hex	Input interrupt 6 (IN6) – Pulse output 0
0001 hex	Input interrupt 7 (IN7) – Pulse output 1
0002 hex	Input interrupt 8 (IN8) – Pulse output 2 (Only can be used in CP2E-N30/40/60D□-□)
0003 hex	Input interrupt 9 (IN9) – Pulse output 3 (Only can be used in CP2E-N30/40/60D□-□)

Note 1 The input interrupt and pulse output combinations given above must be used. They cannot be changed.

2 IFEED(892) cannot be used in CP1E CPU Units.

C: Control Data



S: First word of settings table

S	Acceleration Rate	1 to 65,535 Hz/4 ms (0001 to FFFF hex)
S+1	Deceleration Rate	1 to 65,535 Hz/4 ms (0001 to FFFF hex)
S+2	Lower word of target frequency	0 to 100,000 Hz (0000 0000 to 0001 86A0 hex)
S+3	Upper word of target frequency	
S+4	Lower word with number of pulses	Number of output pulses: 0 to 2,147,483,647 (0000 0000 to 7FFF FFFF hex)
S+5	Upper word with number of pulses	

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
P, C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the specified range for P, C, or S is exceeded. ON if an input that is being used for an input interrupt is not set as an input interrupt in the PLC Setup. ON if IFEED(892) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. ON if pulses are being output using instructions other than IFEED (892) for the specified port. ON if IFEED (892) is executed for the target frequency other than 0 for a port that is outputting pulses using IFEED (892). ON if IFEED (892) is executed for the target frequency 0 for a port that is not outputting pulses using IFEED (892). ON if using interrupts is enabled for the specified input interrupt. ON if the number of output pulses specified in S is less than the number of pulses required to decelerate to a stop for the specified operation. OFF in all other cases.

Function


IFEED(892) starts pulse output from the port specified in P using the method specified in C. Movement accelerates at the acceleration rate specified in S to the target frequency specified in S and speed control is performed in continuous mode. Then, when the input interrupt specified in C occurs (see note), the system switches to position control, outputs the number of pulses specified by S and decelerates at the deceleration rate specified by S.

Note Direct mode interrupts for the interrupt inputs are enabled by IFEED(892). It is not necessary to execute MSKS(690). Even if an interrupt task exists, it will not be executed. However, to create an input interrupt when the interrupt input turns OFF, execute MSKS(690) before IFEED(892) to specify downward differentiation. Unless MSKS(690) is used to specify downward differentiation, an input interrupt will be generated for IFEED(892) when the interrupt input turns ON.

IFEED(892) performs control by combining a specific pulse output with an input interrupt. It does not use an interrupt task. Rather, interrupt feeding is set and executed separately for each IFEED(892) instruction.

This achieves faster interrupt response than starting an interrupt task and executing PLS2(887) in the interrupt task. The input interrupt and pulse output combinations given above must be used. They cannot be changed. Once pulse output has been started with IFEED(892), no other pulse output instructions except for INI(880) can be executed, and INI(880) can be used only to stop pulse output. If INI(880) is executed to stop pulse output, pulse output will be stopped and the input interrupt will be masked. If IFEED(892) is executed again, pulse output will be started from the beginning.

To use other combinations of pulse outputs and input interrupts or to change settings during pulse output, use ACC(888) and PLS2(887).




Precautions for Correct Use

An instruction error will occur if a constant speed cannot be achieved for the number of pulses specified by S. If that occurs, set the number of output pulses so that it is greater than the number of pulses found from the target frequency and deceleration rate using the following formula.

Number of output pulses for no error = Number of pulses in 1 pulse control cycle at the target frequency* × 4 + Number of pulses required to decelerate from the target frequency*

* Round up below the decimal point.

Example: Target frequency: 99,900 Hz
Deceleration rate: 2,000 Hz/4 ms
Pulse control cycle: 4 ms



$$A = 99,900 \text{ Hz} \times 0.004 \text{ s} = 399.6 \text{ pulses} \rightarrow 400 \text{ pulses}$$

$$X = 99,900 \text{ Hz} / 2,000 \text{ Hz} \times 0.004 \text{ s} = 0.1998 \text{ s}$$

$$B = 99,900 \text{ Hz} \times 0.1998 \text{ s} / 2 = 9,980.01 \text{ pulses} \rightarrow 9,981 \text{ pulses}$$

$$\text{Number of output pulses for no error} = A \times 4 + B$$

$$= 400 \times 4 + 9,981$$


$$= 11,581 \text{ pulses}$$

- Before executing IFEED(892), use MSKS(690) to disable the specified interrupt if it is currently not masked. An instruction error will occur if IFEED(892) is executed when the interrupt is not masked.
- Interrupt inputs 6, 7, 8, and 9 are used with IFEED(892) instruction. The terminals used for interrupt inputs 6, 7, 8, and 9 are also used for the origin inputs. If IFEED(892) is used for a pulse output, do not use the origin search function.

Note IFEED(892) instruction can be used only with transistor output type of CP2E N□□-type CPU Unit. IFEED(892) cannot be used in CP1E CPU Units. In case of transistor output type of CP2E E/S□□-type CPU Unit or relay output type, NOP processing is applied.


Example Programming

When CIO 0.00 turns ON, pulse output from pulse output 0 is started. The system accelerates at 50 Hz/4 ms to a target frequency of 500 Hz and then performs speed control in continuous mode. When interrupt input 6 occurs, the system switches to position control and then decelerates at 20 Hz/4 ms to stop after outputting the specified number of pulses.



ITPL

Instruction	Mnemonic	Variations	Function code	Function
LINEAR INTERPOLATION	ITPL	@ITPL	893	ITPL(893) outputs a 2 to 4 axes linear interpolation to the specified port



Applicable Program Areas

Area	Block program areas	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK


Operands

Operand	Description	Data type	Size
C1	Port specifier	---	1
C2	Control data	---	1
S1	First word of settings table	WORD	14

C1: Port specifier

C1	
0030 hex	Linear interpolation 0 (Only can be used in CP2E N□□-type CPU Unit)
0031 hex	Linear interpolation 1 (Only can be used in CP2E-N30/40/60D□-□)

C2: Control Data



Note 1 Use the same pulse output method when using pulse outputs 1.

- 2 2-axes interpolation use 0/1 axes in linear interpolation 0 and 2/3 axes in linear interpolation 1 during pulse output.
- 3 3-axes interpolation can only be executed in linear interpolation 0 and use 0/1/2 axes during pulse output.
- 4 4-axes interpolation can only be executed in linear interpolation 0 only and use 0/1/2/3 axes during pulse output.
- 5 CP2E N14/20 CPU Units cannot use 3-axes interpolation or 4-axes interpolation.

S1: First word of settings table

S1	Acceleration rate	1 to 65,535Hz(0001 to FFFF Hex)
S1+1	Deceleration rate	

Specify the increase or decrease in the frequency per pulse control period (4 ms) in Hz.

S1+2	Lower word with target frequency	1 to 100,000Hz(00000001 to 000186A0 Hex)
S1+3	Upper word with target frequency	

Specify the frequency after acceleration in Hz.

S1+4	Lower word with startup frequency	0 to 100,000Hz(00000000 to 000186A0 Hex)
S1+5	Upper word with startup frequency	

Specify the frequency during start-up in Hz.

S1+6	Target position0(L)	-2,147,483,648 to +2,147,483,647(80000000 to 7FFFFFFF Hex)
S1+7	Target position0(H)	
S1+8	Target position1(L)	-2,147,483,648 to +2,147,483,647(80000000 to 7FFFFFFF Hex)
S1+9	Target position1(H)	
S1+10	Target position2(L)	-2,147,483,648 to +2,147,483,647(80000000 to 7FFFFFFF Hex)
S1+11	Target position2(H)	
S1+12	Target position3(L)	-2,147,483,648 to +2,147,483,647(80000000 to 7FFFFFFF Hex)
S1+13	Target position3(H)	

The target position of linear interpolation is specified by pulse output.

- In the 2 axes interpolation of linear interpolation 0, target position 0 is given in the position of pulse output 0 and target position 1 is given in the position of pulse output 1.
- In the 2 axes interpolation of linear interpolation 1, target position 0 is given in the position of pulse output 2 and target position 1 is given in the position of pulse output 3.
- In the 3 axes interpolation, target position 0 is given in the position of pulse output 0, target position 1 is given in the position of pulse output 1, target position 2 is given in the position of pulse output 2.
- In the 4 axes interpolation, target position 0 is given in the position of pulse output 0, target position 1 is given in the position of pulse output 1, target position 2 is given in the position of pulse output 2, target position 3 is given in the position of pulse output 3.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C1, C2	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S1	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the specified range for C1, C2, or S is exceeded. • ON if ITPL(893) is executed for a port that is already outputting pulses for SPED, ACC, PLS2, ORG or IFEEED. • ON if ITPL(893) is executed for an absolute pulse output in independent mode but the origin has not been established. • ON if ITPL(893) is executed in an interrupt task when an instruction controlling pulse output is being executed in a cyclic task. • ON if the interval of RMS between the target frequency and startup frequency exceed 100,000,000. • ON if the operating time exceed 1,000s. • OFF in all other cases.

Description

ITPL(893) starts pulse output from the port specified in C1 (port 0~3) using the method specified in C2 (axis2~4) at the start frequency (1 in diagram) and acceleration/deceleration rate (2 in diagram) in S.

ITPL(893) supports at most 2 linear interpolation operations. The pulse output port method is determined by the settings of linear interpolative port which specified in C1.

The interpolated axes are determined by the settings specified in C2.

The table below shows the relationship between the linear interpolative port and the Interpolated axes.

Specified port	2 axes interpolation	3 axes interpolation	4 axes interpolation
Linear interpolation 0	Pulse output port 0/1	Pulse output port 0/1/2	Pulse output port 0/1/2/3
Linear interpolation 1	Pulse output port 2/3	---	---

ITPL(893) performs control by combining a specific linear pulse output from the startup position to the target position. The axes's target position are specified in S+6 to S+13. Acceleration rate, deceleration rate, target frequency and startup frequency are specified in S, S+1, S+2 and S+4 respectively. All linear pulse outputs from the startup position to the target position are specified by those parameters. The axile parameters are calculated automatically.

Parameters limit:

- The interval and operating time of linear interpolation are limited. Please limit the interval of RMS between the target frequency and startup frequency to 100,000,000 Hz and limit the operating time to 1,000s.
- Please specify the startup frequency \leq the target frequency, or the frequency of the pulse output will be equivalent to the target frequency.


Pulse output is started each time ITPL(893) is executed. It is thus normally sufficient to use the differentiated version (@ITPL(893)) of the instruction or an execution condition that is turned ON only for one scan.

Linear interpolation which use ITPL(893) can only be specified by absolute pulses. So please make sure that the origin has been established before ITPL(893) is executed.

The ITPL(893) output can be stopped in emergency or deceleration until INI(880) is executed to stop it. The decelerative stopping is on the locus of linear interpolation.

1. ITPL(893) instruction can be used only with transistor output type of CP2E N□□-type CPU Unit. ITPL(893) cannot be used in CP1E CPU Units. In case of transistor output type of CP2E E/S□□-type CPU Unit or relay output type, NOP processing is applied.
2. The port that is already outputting pulses for ITPL(893) can not be executed for other pulse outputs (SPED, ACC, PLS2, ORG).
3. The target position can not be changed by a new ITPL(893) instruction for the same port which is already outputting pulses for ITPL(893). Please execute ITPL(893) again if the instruction (emergency stopping, decelerative stopping or output stopping) is executed.
4. ITPL(893) instruction should be immediately stopped if the execution condition is a STOP-RUN signal or the FLAG (A500.15) is ON. Also, ITPL(893) instruction can not outputting pulses if the FLAG (A500.15) is ON. It will be ended by P_ER=OFF.

The following diagram shows an ITPL(893) instruction of 2 axes linear interpolation using port 0 and port 1.



Precautions



Linear interpolation calculates positions of each axis and pulse output per 8 ms. Since the pulse outputting is less than 1 pulse when the output frequency is less than 125Hz, sometimes the pulse duty ratio is not 50%.

Example

When W0.00 turns ON in the following programming example, ITPL(893) starts pulse output from pulse output 0 and pulse output 1 with a pulse specification executed in #0030, #0101 and D100.



And when W1.00 turns ON, the linear interpolation decelerates to stop.


Note The origin must be established before ITPL(893) is executed.



Step Instructions

In CP1E/CP2E series PLCs, STEP(008)/SNXT(009) can be used together to create step programs.




Instruction	Operation	Diagram
SNXT(009): STEP START	Controls progression to the next step of the program.	Step Ladder section start instruction  Equivalent to
STEP(008): STEP DEFINE	Indicates the start of a step. Repeats the same step program until the conditions for progression to the next step are established.	Step Ladder section start instruction  Equivalent to



Note Work bits are used as the control bits for A, B, C and D.

SNXT/STEP

Instruction	Mnemonic	Variations	Function code	Function
STEP START	SNXT	---	009	SNXT(009) is used to control progression of step execution in the step program area.
STEP DEFINE	STEP	---	008	STEP(008) is used to define the beginning and the end of the step program area.

Symbol	SNXT	STEP
	 <p>When defining the beginning of a step, a control bit is specified as follows:</p>	 <p>When defining the beginning of a step, a control bit is specified as follows:</p>
		 <p>When defining the end of a step, a control bit is not specified as follows:</p>

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	OK	Not allowed	Not allowed

Operands

Operand	Description	Data type	Size
B	Bit	---	1

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
B	---	OK	---	---	---	---	---	---	---	---	---	---	OK	---	---	---

Flags

Name	Label	Operation	
		SNXT	STEP
Error Flag	P_ER	<ul style="list-style-type: none"> ON when the specified bit B is not in the WR area. ON when SNXT(009) is used in an interrupt program. OFF in all other cases. 	<ul style="list-style-type: none"> ON when the specified bit B is not in the WR area. ON when STEP(008) is used in an interrupt program. OFF in all other cases.

Function

● SNXT(009)

SNXT(009) is used in the following three ways:

- To start step programming execution.
- To proceed to the next step control bit.
- To end step programming execution.

The step program area is from the first STEP(008) instruction (which always takes a control bit) to the last STEP(008) instruction (which never takes a control bit).

Starting Step Execution

SNXT(009) is placed at the beginning of the step program area to start step execution. It turns ON the control bit specified for B for the next STEP(008) and proceeds to step B (all instructions after STEP(008) B). A differentiated execution condition must be used for the SNXT(009) instruction that starts step programming area execution, or step execution will last for only one cycle.

Proceeding to the Next Step

When SNXT(009) occurs in the middle of the step program area, it is used to proceed to the next step. It turns OFF the previous control bit and turns ON the next control bit B, for the next step, thereby starting step B (all instructions after STEP(008) B).

Ending the Step Programming Area

When SNXT(009) is placed at the very end of the step program area, it ends step execution and turns OFF the previous control bit. The control bit specified for B is a dummy bit. This bit will however be turned ON, so be sure to select a bit that will not cause problems.

● STEP(008)

STEP(008) functions in following 2 ways, depending on its position and whether or not a control bit has been specified.

1. Starts a specific step.
2. Ends the step program area (i.e., step execution).

Starting a Step

STEP(008) is placed at the beginning of each step with an operand, B, that serves as the control bit for the step.

The control bit B will be turned ON by SNXT(009) and the instruction in the step will be executed from the one immediately following STEP(008). A200.12 (Step Flag) will also turn ON when execution of a step begins.

After the first cycle, step execution will continue until the conditions for changing the step are established, i.e., until the SNXT(009) instruction turns ON the control bit in the next STEP(008).

When SNXT (009) turns ON the control bit for a step, the control bit B of the current instruction will be reset (turned OFF) and the step controlled by bit B will become interlocked.

Handling of outputs and instructions in a step will change according to the ON/OFF status of the control bit B. (The status of the control bit is controlled by SNXT(009)). When control bit B is turned OFF, the instructions in the step are reset and are interlocked. Refer to the following tables.

Control bit status	Handling
ON	Instructions in the step are executed normally.
ON→OFF	Bits and instructions in the step are interlocked as shown in the next table.
OFF	All instructions in the step are processed as NOPs.

Interlock Status (IL)

Instruction output	Status
Bits specified for OUT, OUT NOT	All OFF
TIM, TIMX(551), TIMH(015), TIMHX(551), TMHH(540), TIMHHX(552), TIML(542), and TIMLX(553)	PV 0000 hex (reset)
	Completion Flag OFF (reset)
Bits or words specified for other instructions (see note)	Holds the previous status (but the instructions are not executed)

Note Indicates all other instructions, such as TTIM(087), TTIMX(555), SET, REST, CNT, CNTX(546), CNTR(012), CNTRX(548), SFT(010), and KEEP(011).

The STEP(008) instruction must be placed at the beginning of each step. STEP(008) is placed at the beginning of a step area to define the start of the step.


Ending the Step Program Area

STEP(008) is placed at the end of the step program area without an operand to define the end of step programming.

When the control bit preceding a SNXT(009) instruction is turned OFF, step execute is stopped by SNXT(009).


Hint

A200.12 (Step Flag) is turned ON for one cycle when STEP(008) is executed. This flag can be used to conduct initialization once the step execution has started.



Related Bits

Name	Address	Details
Step Flag	A200.12	ON for one cycle when a step program is started using STEP(008). Can be used to reset timers and perform other processing when starting a new step.




Precaution

- The control bit, B, must be in the Work Area for STEP(008)/SNXT(009).
- A control bit for STEP(008)/SNXT(009) cannot be use anywhere else in the ladder diagram. If the same bit is used twice, as duplication bit error will occur.
- If SBS(091) is used to call a subroutine from within a step, the subroutine outputs and instructions will not be interlocked when the control bit turns OFF.
- SNXT(009) will be executed when the execution condition is ON.
- Input SNXT(009) at the end of the step program area and make sure that the control bit is a dummy bit in the Work Area. If a control bit for a step is used in the last SNXT(009) in the step program area, the corresponding step will be started when SNXT(009) is executed.



- STEP(008) and SNXT(009) cannot be used inside of subroutines, interrupt programs, or block programs.
- Be sure that two steps are not executed during the same cycle.
- The instructions that cannot be used within step programs are listed in the following table.

Function	Mnemonic	Name
Sequence Control Instructions	END(001)	END
	IL(002)	INTERLOCK
	ILC(003)	INTERLOCK CLEAR
	JMP(004)	JUMP
	JME(005)	JUMP END
	CJP(510)	CONDITIONAL JUMP
Subroutine Instructions	SBN(092)	SUBROUTINE ENTRY
	RET(093)	SUBROUTINE RETURN



Sample program



(1) Sequential Control




(2) Branching Control





● **Additional Information:**

- In the above example, where SNXT(009) is executed for W0.02, the branching moves onto the next steps even though the same control bit is used twice. This is not picked up as an error in the program check using the CX-Programmer. A duplicate bit error will only occur in a step ladder program only when a control bit in a step instructions is also used in the normal ladder diagram.
- The above programming is used when steps A and B cannot be executed simultaneously. For simultaneous execution of A and B, delete the execution conditions illustrated below.





(3) Parallel Control



Application Examples

(1) Sequential Execution




Explanation of operation



- (1) SW1 ON:
 - Solenoid 1 operates } Process A
 - Conveyor 1 operates }
- (2) SW2 ON stops the previous process
 - Robot hand operates } Process B
 - Conveyor 2 operates }
- (3) SW3 ON stops the previous process
 - Photo microsensor operates (for part inspection) } Process C
 - Conveyor 3 operates }
 - Solenoid 2 operates (removal of defective items) }
- (4) SW4 ON stops the previous process

Additional Information

When another process is started from within a process (when an SNXT instruction turns ON), all outputs of the current process are turned OFF within that cycle.




(2) Branching Execution





Explanation of operation

Products are sorted by the guides by weight.

- (1) SWA1 ON:
 - Conveyor (A) operates } Process A
 - Machine (A) operates }
- (2) SWB1 ON:
 - Conveyor (B) operates } Process B
 - Machine (B) operates }
- (3) SWA2 ON stops process A
 - Printing machine operates (down) } Process C
 - UP by SWC2 ON
- (4) SWB2 ON stops process B
 - Printing machine operates (down) } Process C
 - UP by SWC2 ON
- (5) SWD ON stops the printing machine



(3) Parallel Execution




Explanation of operation

- (1) SW1, SW2 ON:
 - Conveyor (A) operates } Process A
 - Work (A) operates }
 - Conveyor (C) operates } Process C
 - Work (C) operates }
- (2) SW3 ON:
 - Process (A) stops }
 - Conveyor (B) operates } Process B
 - Work (B) operates }
- (3) SW4 ON:
 - Process (C) stops }
 - Conveyor (D) operates } Process D
 - Work (D) operates }
- (4) SW5, SW6 ON:
 - Process (B) stops }
 - Process (D) stops }
 - Conveyor (E) operates } Process E
 - Work (E) operates }
- (5) SW7 ON:
 - Process (E) stops

Note When processes (B) and (D) are in operation and SW5 and SW6 turn ON, it is judged that processes (B) and (D) are finished. Execution of SNXT W0.04 turns OFF the outputs of process (B) and W0.03 turns OFF. STEP W0.03 judges ON to OFF and turns OFF the outputs of process (D).

Additional Information

The STEP instruction turns all outputs in its process OFF when ON changes to OFF.



Basic I/O Unit Instructions

IORF

Instruction	Mnemonic	Variations	Function code	Function
I/O REFRESH	IORF	@IORF	097	Refreshes the specified I/O words.

Symbol	IORF	
		IORF(097) St E

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	Not allowed	OK	OK	OK

Operands

Operand	Description	Data type	Size
St	Starting word	---	Variable
E	End word	---	Variable

St: Starting Word

CIO 001 to CIO 099, CIO 101 to CIO 199 (CP1W Expansion I/O Unit's I/O Area)

E: End Word

CIO 001 to CIO 099, CIO 101 to CIO 199 (CP1W Expansion I/O Unit's I/O Area)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
St, E	OK	---	---	---	---	---	---	---	---	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if St is greater than E. ON if St and E are in different memory areas. OFF in all other cases.


Units Refreshed by IORF(097)

Unit type	CH	Refreshable by IORF(097)
CPU Unit with 30 or 40 I/O Points	CP1E/CP2E CPU Unit built-in I/O: 0CH, 1CH, 100CH and 101CH	No
	CP1W Expansion I/O Unit: 2CH to 99CH, 102CH to 199CH	Yes
	CP1W Expansion Unit: 2CH to 99CH, 102CH to 199CH	Yes
CPU Unit with 60 I/O Points	CP1E/CP2E CPU Unit built-in I/O: 0CH, 1CH, 2CH, 100CH, 101CH and 102CH	No
	CP1W Expansion I/O Unit: 3CH to 99CH, 103CH to 199CH	Yes
	CP1W Expansion Unit: 3CH to 99CH, 103CH to 199CH	Yes
NA-type CPU Unit	CP1E CPU Unit built-in I/O: 0CH and 100CH	No
	CP1E CPU Unit built-in analog: 90CH, 91CH and 190CH	Yes
	CP1W Expansion I/O Unit: 1CH to 99CH, 101CH to 199CH	Yes
	CP1W Expansion Unit: 1CH to 99CH, 101CH to 199CH	Yes

Note CP1E/CP2E CPU Unit built-in I/O area cannot be refreshed with IORF(097).
 CP1E/CP2E CPU Unit built-in I/O area can be refreshed with immediate refreshing specifications (!).

Function

IORF(097) refreshes the I/O words between St and E, inclusively. IORF(097) is used to refresh words allocated to CP1W Expansion (I/O) Units. For 30 or 40 I/O Points, Expansion (I/O) Units are allocated words between CIO 002 and CIO 099, CIO102 and CIO199. For 60 I/O Points, Expansion (I/O) Units are allocated words between CIO 003 and CIO 099, CIO103 and CIO199. For NA20 I/O Points, Expansion (I/O) Units are allocated words between CIO 001 and CIO 099, CIO101 and CIO199.




Precaution

- IORF(097) can be used in an interrupt task, which allows high-speed processing of specific I/O data with an interrupt. If IORF(097) is used in an interrupt task, always disable cyclic refreshing of the specified Special I/O Unit by turning ON the corresponding Special I/O Unit Cyclic Refreshing Disable Bit in the PLC Setup.
- If words for which there is no Unit mounted exist between St and E, nothing will be done for those words and only the words allocated to Units will be refreshed.
- The I/O refreshing initiated by IORF(097) will be stopped midway if an I/O bus error occurs during I/O refreshing.

Sample program

Refreshing Words in the I/O Bit Area

When CIO 0.00 turns ON in the following example, CIO 2 to CIO 4 (36 inputs) are refreshed (1) and then after the required processing is performed (2), CIO 104 (8 outputs) is refreshed (3).



SDEC

Instruction	Mnemonic	Variations	Function code	Function
7-SEGMENT DECODER	SDEC	@SDEC	078	Converts the hexadecimal contents of the designated digit(s) into 8-bit, 7-segment display code and places it into the upper or lower 8-bits of the specified destination words.

Symbol	SDEC	
		S: Source word Di: Digit designator D: First destination word


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	Source word	UINT	1
Di	Digit designator	UINT	1
D	First destination word	UINT	Variable

Di: Digit designator



● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
Di	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if settings in Di are not within the specified ranges. • OFF in all other cases.

Function

SDEC(078) regards the data specified by S as 4-digit hexadecimal data, converts the digits specified in S by Di (first digit and number of digits) to 7-segment data and outputs the results to D in the bits specified in Di.




Precaution

- If more than one digit is specified for conversion in Di, digits are converted in order toward the most-significant digit. Digit 0 is the next digit after digit 3.
- Results are stored in D in order from the specified portion toward higher-address words. If just one of the bytes in a destination word receives converted data, the other byte is left unchanged.

Sample program


When CIO 0.00 turns ON in the following example, the contents of the 3 digits beginning with digit 1 in D100 will be converted from hexadecimal data to 7-segment data, and the results will be output to the upper byte of D200 and both bytes of D201. The specifications of the bytes to be converted and the location of the output bytes are made in CIO 100.



● 7-segment Data


The following table shows the data conversions from a hexadecimal digit (4 bits) to 7-segment code (8 bits).

Digit	Original data				Converted code (segments)								Hex	Display Original data
	Bit 3	Bit 2	Bit 1	Bit 0	-	g	f	e	d	c	b	a		
0	0	0	0	0	0	0	1	1	1	1	1	1	3F	0
1	0	0	0	1	0	0	0	0	0	1	1	0	06	1
2	0	0	1	0	0	1	0	1	1	0	1	1	5B	2
3	0	0	1	1	0	1	0	0	1	1	1	1	4F	3
4	0	1	0	0	0	1	1	0	0	1	1	0	66	4
5	0	1	0	1	0	1	1	0	1	1	0	1	6D	5
6	0	1	1	0	0	1	1	1	1	1	0	1	7D	6
7	0	1	1	1	0	0	1	0	0	1	1	1	27	7
8	1	0	0	0	0	1	1	1	1	1	1	1	7F	8
9	1	0	0	1	0	1	1	0	1	1	1	1	6F	9
A	1	0	1	0	0	1	1	1	0	1	1	1	77	A
B	1	0	1	1	0	1	1	1	1	1	0	0	7C	B
C	1	1	0	0	0	0	1	1	1	0	0	1	39	C
D	1	1	0	1	0	1	0	1	1	1	1	0	5E	D
E	1	1	1	0	0	1	1	1	1	0	0	1	79	E
F	1	1	1	1	0	1	1	1	0	0	0	1	71	F



DSW

Instruction	Mnemonic	Variations	Function code	Function
DIGITAL SWITCH INPUT	DSW	---	210	Reads the value set on a external digital switch (or thumbwheel switch) connected to an I/O Unit and stores the 4-digit or 8-digit value in the specified words.



Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type	Size
I	Input word	UINT	1
O	Output word	UINT	1
D	First result word	WORD	Variable
C1	Number of digit	UINT	1
C2	System word	WORD	1


I: Input Word (Data Line D0 to D3 Inputs)

Specify the input word allocated to the Input Unit and connect the digital switch's D0 to D3 data lines to the Input Unit as shown in the following diagram.




O: Output Word (CS/RD Control Signal Outputs)

Specify the output word allocated to the Output Unit and connect the digital switch's control signals (CS and RD signals) to the Output Unit as shown in the following diagram.



D: First Result Word

Specifies the leading word address where the external digital switch's set values will be stored.




Note: Only when C1 = 0001 hex to read 8 digits.

C1: Number of Digits

Specifies the number of digits that will be read from the external digital switch. Set C1 to 0000 hex to read 4 digits or 0001 hex to read 8 digits.

C2: System Word

Specifies a work word used by the instruction. This word cannot be used in any other application.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
I, O	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	OK	---	---	---
D											---					
C1	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
C2	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	OK	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	OFF


Function

DSW(210) outputs control signals to bits 00 to 04 of O, reads the specified number of digits (either 4-digit or 8-digit, specified in C1) of digital switch data line data from I, and stores the result in D and D+1. (If 4 digits are read, the result is stored in D. If 8 digits are read, the result is stored in D and D+1.)


DSW(210) reads the 4-digit or 8-digit switch data once every 16 cycles, and then starts over and continues reading the data. The One Round Flag (bit 05 of O) is turned ON once every 16 CPU Unit cycles.

● External Connections

Connect the digital switch or thumbwheel switch to Input Unit contacts 0 to 7 and Output Unit contacts 0 to 4, as shown in the following diagram. The following example illustrates connections for an A7B Thumbwheel Switch.



● Timing Chart




Precaution

- Do not read or write the system word (C2) from any other instruction. DSW(210) will not operate correctly if the system word is accessed by another instruction. The system word is not initialized by DSW(210) in the first cycle when program execution starts. If DSW(210) is being used from the first cycle, clear the system word from the program.
- DSW(210) will not operate correctly if I/O refreshing is not performed with the Input Unit and Output Unit connected to the digital switch or thumbwheel switch after DSW(210) is executed. Consequently, set the input time constant for the Input Units used for the data line input word to a value that is shorter than the cycle time.
- DSW(210) reads the 4-digit or 8-digit data once in 16 cycles, and then starts over and reads the data again in the next 16 cycles.
- When executed, DSW(210) begins reading the switch data from the first of the sixteen cycles, regardless of the point at which the last instruction was stopped.

Sample program


In this example, DSW(210) is used to read an 8-digit number from a digital switch and outputs the resulting value constantly to D0 and D3. The digital switch is connected through CIO 3 and CIO 104.

D1000 is used as the system word.



MTR

Instruction	Mnemonic	Variations	Function code	Function
MATRIX INPUT	MTR	---	213	Inputs up to 64 signals from an 8 × 8 matrix connected to an Input Unit and an Output Unit (using 8 input points and 8 output points) and stores that 64-bit data in the 4 destination words.



Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type	Size
I	Input word	UINT	1
O	Output word	UINT	1
D	First destination word	ULINT	4
C	System word	WORD	1


I: Input Word

Specify the input word allocated to the Input Unit and connect the 8 input signal lines to the Input Unit as shown in the following diagram.




O: Output Word (Selection Signal Outputs)

Specify the output word allocated to the Output Unit and connect the 8 selection signals to the Output Unit as shown in the following diagram.




D: First Register Word

Specifies the leading word address of the 4 words that contain the data from the 8 × 8 matrix.



C: System Word

Specifies a work word used by the instruction. This word cannot be used in any other application.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
I, O											OK					
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	---
C											OK					

Flags


Name	Label	Operation
Error Flag	P_ER	OFF

Function


MTR(213) outputs the selection signals to bits 00 to 07 of O, reads the data in order from bits 00 to 07 of I, and stores the 64 bits of data in the 4 words D through D+3. MTR(213) reads the status of the 64-bit matrix every 24 CPU Unit cycles. The One Round Flag (bit 08 of O) is turned ON for one cycle in every 24 cycles after each of the selection signals has been turned ON.

● External Connections

Connect the hexadecimal keypad to Input Unit contacts 0 to 7 and Output Unit contacts 0 to 7, as shown in the following diagram.



● Timing Chart




Precaution

- Do not read or write the system word (C) from any other instruction. MTR(213) will not operate correctly if the system word is accessed by another instruction. The system word is not initialized by MTR(213) in the first cycle when program execution starts. If MTR(213) is being used from the first cycle, clear the system word from the program.
- MTR(213) will not operate correctly if I/O refreshing is not performed with the Input Unit and Output Unit connected to the external matrix after MTR(213) is executed. Consequently, set the input time constant for the Input Units used for the data line input word to a value that is shorter than the cycle time.
- When executed, MTR(213) begins reading the matrix status from the beginning of the matrix, regardless of the point at which the last instruction was stopped.


Sample program

In this example, MTR(213) reads the 64 bits of data from the 8×8 matrix and stores the data in W0 to W3. The 8×8 matrix is connected through CIO 3 and CIO 104. D1000 is used as the system word.



7SEG

Instruction	Mnemonic	Variations	Function code	Function
7-SEGMENT DISPLAY OUTPUT	7SEG	---	214	Converts the source data (either 4-digit or 8-digit BCD) to 7-segment display data, and outputs that data to the specified output word.



Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	Not allowed

Operands

Operand	Description	Data type	Size
S	Source word	WORD	Variable
O	Output word	UINT	1
C	Control word	#+10 decimal only	1
D	System word	WORD	1

S: Source Word


Specify the first source word containing the data that will be converted to 7-segment display data.




O: Output Word (Data and Latch Outputs)

Specify the output word allocated to the Output Unit and connect the 7-segment display to the Output Unit as shown in the following diagram.

- Converting 4 digits



- Converting 8 digits




C: Control Data

The value of C indicates the number of digits of source data and the logic for the Input and Output Units, as shown in the following table. (The logic refers to the transistor output's NPN or PNP logic.)

Source data	Display's data input logic	Display's latch input logic	C
4 digits (S)	Same as Output Unit	Same as Output Unit	0000
		Different from Output Unit	0001
	Different from Output Unit	Same as Output Unit	0002
		Different from Output Unit	0003
8 digits (S, S+1)	Same as Output Unit	Same as Output Unit	0004
		Different from Output Unit	0005
	Different from Output Unit	Same as Output Unit	0006
		Different from Output Unit	0007

D: System Word

Specifies a work word used by the instruction. This word cannot be used in any other application.



● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	
O	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---	
C	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	OK	---	---	---	

Flags

Name	Label	Operation
Error Flag	P_ER	OFF

Function


7SEG(214) reads the source data, converts it to 7-segment display data, and outputs that data (as leftmost 4 digits D0 to D3, rightmost 4 digits D0 to D3, latch output signals LE0 to LE3) to the 7-segment display connected to the output indicated by O. The value of C indicates the number of digits of source data (either 4-digit or 8-digit) and the logic for the Input and Output Units.

7SEG(214) displays the 4-digit or 8-digit data in 12 cycles, and then starts over and continues displaying the data.


The One Round Flag (bit 08 of O when converting 4 digits, bit 12 of O when converting 8 digits) is turned ON for one cycle in every 12 cycles after 7SEG(214) has turned ON each of the latch output signals.

● External Connections

Connect the 7-segment display to the Output Unit as shown in the following diagram. This example shows an 8-digit display. With a 4-digit display, the data outputs (D0 to D3) would be connected to outputs 0 to 3 and the latch outputs (LE0 to LE3) would be connected to outputs 4 to 7. Output point 12 (for 8-digit display) or output point 8 (for 4-digit display) will be turned ON when one round of data has been output, but it is not necessary to connect them unless required by the application.



● Timing Chart




Precaution

- Do not read or write the system word (D) from any other instruction. 7SEG(214) will not operate correctly if the system word is accessed by another instruction. The system word is not initialized by 7SEG(214) in the first cycle when program execution starts. If 7SEG(214) is being used from the first cycle, clear the system word from the program.
- After the 7-segment data is output in 12 cycles, 7SEG(214) starts over and converts the present contents of the source word(s) in the next 12 cycles.
- When executed, 7SEG(214) begins on latch output 0 at the beginning of the round, regardless of the point at which the last instruction was stopped.
- Even if the connected 7-segment display has fewer than 4 digits or 8 digits in its display, 7SEG(214) will still output 4 digits or 8 digits of data.

Sample program

In this example, 7SEG(214) converts the 8 digits of BCD data in D100 and D101 and outputs the data through CIO 100.

There are 8 digits of data being output and the 7-segment display's logic is the same as the Output Unit's logic, so the control data (C) is set to 4. D200 is used as the system word, D.



Serial Communication Instructions

TXD

Instruction	Mnemonic	Variations	Function code	Function
TRANSMIT	TXD	@TXD	236	Outputs the specified number of bytes of data from the CPU Unit's built-in RS-232C port, built-in RS-485 port or the Serial Option Board port.

Symbol	TXD	
		S: First source word C: Control word N: Number of bytes 0000 to 0100 hex (0 to 256)


Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word	UINT	Variable
C	Control word	UINT	1
N	Number of bytes 0000 to 0100 hex (0 to 256)	UINT	1

C: Control word



Note 1 Serial option port 1(EX) can only be used on CP2W-CIFD1/D2/D3 Option Board with two ports.

2 Only can be used on the communication port which supports RS and ER signals.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
C, N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if no-protocol mode is not set in the PLC Setup. ON if the value of C is not within range. ON if the value for N is not between 0000 and 0100 hex. ON if a send is attempted when the Send Ready Flag is OFF. (The Send Ready Flag is A392.05, A392.13 or A50.05). OFF in all other cases.

Related Auxiliary Area Words and Bits

● Built-in RS-232C Port / Serial Option Port 1

Name	Address	Contents
Built-in RS-232C Port / Serial Option Port 1 Send Ready Flag	A392.05	ON when data can be sent in the no-protocol mode.


● Built-in RS-485 Port / Serial Option Port 2

Name	Address	Contents
Built-in RS-485 Port / Serial Option Port 2 Send Ready Flag	A392.13	ON when data can be sent in the no-protocol mode.

● Serial Option Port 1 (EX)

Name	Address	Contents
Serial Option Port 1 (EX) Send Ready Flag	A50.05	ON when data can be sent in the no-protocol mode.

Related PLC Setup Settings



Function

- TXD(236) reads N bytes of data from words S to S+(N÷2)-1 and outputs the raw data in no-protocol mode from the CPU Unit's built-in RS-232C port, built-in RS-485 port or the Serial Option Board port. (The output port is specified with bits 8 to 11 of C.)
- The following send-message frame format can be set in the PLC Setup.
 - 1) Start code: None or 00 to FF hex.
 - 2) End code: None, CR+LF, or 00 to FF hex.

The data will be sent with any start and/or end codes specified in the PLC Setup. If start and end codes are specified, the codes will be added to the send data (N). In this case, the maximum number of bytes that can be specified for N is 256 bytes.

- Data is sent in the order specified in C0 to C3.


- Specification of control in C4 to C7 for the RS and ER signals take effect as follows:
 - 1) If RS signal control is specified in C, bit 15 of S will be used as the RS signal.
 - 2) If ER signal control is specified in C, bit 15 of S will be used as the ER signal.
 - 3) If RS and ER signal control is specified in C, bit 15 of S will be used as the RS signal and bit 14 of S will be used as the ER signal.

Note 1 ER signal is not supported by the build-in RS-232C port on the CP1E N□□S(1)-type or CP2E S/E□□□-type CPU Unit, therefore ER signal control cannot be specified. Bit4 to 7 of C should not be set to 2 or 3 hex.

2 RS and ER signals are not supported by the build-in RS-485 port on the CP1E N□□S1-type CPU Unit and the CP1W-CIF11/12-V1, CP2W-CIFD1/D2/D3 Serial Option Board, therefore RS and ER signal control cannot be specified. Bit 4 to 7 of C should not be set to 1, 2 or 3 hex.

- If 1, 2, or 3 hex is specified for RS and ER signal control in C, TXD(236) will be executed regardless of the status of the Send Ready Flag (A392.05, A392.13 or A50.05 depending on the port being used).
- Up to 259 bytes can be sent, including the send data (N = 256 bytes max.), the start code, and the end code.
- Specify the size of the send data, not including the start code and end code, in N.

● **Start code / end code settings and send data**



Hint

- When sending data to another device by TXD instruction, the device may require that the data be sent at certain intervals. In that case, a transmission delay time can be set to adjust the transmission intervals.

Precautions


- TXD(236) can be used only for the CPU Unit's RS-232C port, RS-485 port or the Serial Option Board port. In addition, the port must be set to no-protocol mode.
- Data can be sent only when the Send Ready Flag is ON. (The Send Ready Flag is A392.05, A392.13 or A50.05.)
- Nothing will be sent if 0 is specified for N.

Sample program

● Sending Data to a Code Reader

This example shows how to send data to the V400-R2 Multi Code Reader as an example of communicating with an external device.

Hardware Configuration



In this example, the external device is connected to the RS-232C port built into the CPU Unit.

First, set the reading conditions for the Code Reader.

Communications Settings



The communications settings of the Code Reader are given in the following table. These are the default settings.

Item	Setting
Communications mode	No-protocol
Baud rate	9,600 bps
Data bit length	8 bits
Parity	None
Stop bits	1
Start code	None
End code	CR (0x000D)


Set the PLC communications settings to the same values in the PLC Setup. Only the end code needs to be set.

Programming Example

If CIO 0.01 turns ON while the RS-232C Port Send Ready Flag (A392.05) is ON, three bytes of data starting from the upper byte of D10 are sent without conversion to the Code Reader connected to the CPU Unit's built-in RS-232C port. These three bytes contain "[ESC] GL [CR]", which is the read trigger command used as a trigger input to the Code Reader from the RS-232C line.




Controlling Signals



RXD

Instruction	Mnemonic	Variations	Function code	Function
RECEIVE	RXD	@RXD	235	Reads the specified number of bytes of data from the CPU Unit's built-in RS-232C port, built-in RS-485 port or the Serial Option Board port.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
D	First destination word	UINT	Variable
C	Control word	UINT	1
N	Number of bytes to store 0000 to 0100 hex (0 to 256 decimal)	UINT	1

C: Control Word



- Note 1** Serial option port 1(EX) can only be used on CP2W-CIFD1/D2/D3 Option Board with two ports.
2 Only can be used on the communication port which supports CS and DR signals.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
C, N	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if no-protocol mode is not set in the PLC Setup. • ON if the value of C is not within range. • ON if the value for N is not between 0000 and 0100 hex. • OFF in all other cases.

Related Auxiliary Area Words and Bits

● Auxiliary Area Flags for Built-in RS-232C Port / Serial Option Port 1

Name	Address	Contents
Built-in RS-232C Port / Serial Option Port 1 Reception Completed Flag	A392.06	<p>ON when no-protocol reception is completed.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when the specified number of bytes has been received.</p> <p>End Code Specified: The flag will turn ON when the end code is received or when 256 bytes have been received.</p>
Built-in RS-232C Port / Serial Option Port 1 Reception Overflow Flag	A392.07	<p>ON when more than the expected number of receive bytes has been received.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when anything is received after reception has been completed and execution of the next RXD(235).</p> <p>End Code Specified: The flag will turn ON when anything is received after the end code has been received and execution of the next RXD(235) or when the 257th byte of data is received before the end code is received.</p>
Built-in RS-232C Port / Serial Option Port 1 Reception Counter	A393.00 to A393.15	Counts in hexadecimal the number of bytes received in no-protocol mode (0 to 256 decimal).


● Auxiliary Area Flags for Built-in RS-485 Port / Serial Option Port 2

Name	Address	Contents
Built-in RS-485 Port / Serial Option Port 2 Reception Completed Flag	A392.14	<p>ON when no-protocol reception is completed.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when the specified number of bytes has been received.</p> <p>End Code Specified: The flag will turn ON when the end code is received or when 256 bytes have been received.</p>
Built-in RS-485 Port / Serial Option Port 2 Reception Overflow Flag	A392.15	<p>ON when more than the expected number of receive bytes has been received in no-protocol mode.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when more data is received after reception was completed but before the received data was not read from the buffer with RXD(235).</p> <p>End Code Specified: The flag will turn ON when 257 or more bytes of data are received without an end code.</p>
Built-in RS-485 Port / Serial Option Port 2 Reception Counter	A394.00 to A394.15	Counts in hexadecimal the number of bytes received in no-protocol mode (0 to 256 decimal).

● Auxiliary Area Flags for Serial Option Port 1 (EX)

Name	Address	Contents
Serial Option Port 1 (EX) Reception Completed Flag	A50.06	<p>ON when no-protocol reception is completed.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when the specified number of bytes has been received.</p> <p>End Code Specified: The flag will turn ON when the end code is received or when 256 bytes have been received.</p>
Serial Option Port 1 (EX) Reception Overflow Flag	A50.07	<p>ON when more than the expected number of receive bytes has been received in no-protocol mode.</p> <p>Number of Receive Bytes Specified: The flag will turn ON when more data is received after reception was completed but before the received data was not read from the buffer with RXD(235).</p> <p>End Code Specified: The flag will turn ON when 257 or more bytes of data are received without an end code.</p>
Serial Option Port 1 (EX) Reception Counter	A51.00 to A51.15	Counts in hexadecimal the number of bytes received in no-protocol mode (0 to 256 decimal).

Related PLC Setup Settings



Function

- RXD(235) reads data that has been received in no-protocol mode at the CPU Unit's built-in RS-232C port, built-in RS-485 port or the Serial Option Board port (the port is specified with bits 8 to 11 of C) and stores N bytes of data in words D to D+(N÷2)-1. If N bytes of data has not been received at the port, then only the data that has been received will be stored.
- The following receive message frame format can be set in the PLC Setup.

1) Start code: None or 00 to FF hex

2) End code: None, CR+LF, or 00 to FF hex. If no end code is specified, the number of bytes to received is set from 00 to FF hex (1 to 256 decimal; 00 specifies 256 bytes).

- Data will be stored in memory in the order specified in C0 to C3.
- Cases where the reception completion flag turns ON

The Reception Completed Flag (note (a)) will turn ON when the number of bytes specified in the PLC Setup has been received. When the Reception Completed Flag turns ON, the number of bytes in the Reception Counter (note (b)) will have the same value as the number of receive bytes specified in the PLC Setup.

If an end code is specified in the PLC Setup, the Reception Completed Flag (note (a)) will turn ON when the end code is received or when 256 bytes of data have been received. If more bytes are received than specified, the Reception Overflow Flag (note (c)) will turn ON.

- When RXD(235) is executed, data is stored in memory starting at D, the Reception Completed Flag (note (a)) will turn OFF (even if the Reception Overflow Flag (note (c)) is ON), and the Reception Counter (note (b)) will be cleared to 0.
- If the RS-232C Port Restart Bit (note (d)) is turned ON, the Reception Completed Flag (note (a)) will be turned OFF (even if the Reception Overflow Flag is ON), and the Reception Counter (note (b)) will be cleared to 0.
- Specification of monitor in bits C4 to C7 for the CS and DR signals takes effect as follows:
 - 1) If CS signal monitoring is specified in C, the status of the CS signal will be stored in bit 15 of D.
 - 2) If DR signal monitoring is specified in C, the status of the DR signal will be stored in bit 15 of D.
 - 3) If CS and DR signal monitoring is specified in C, the status of the CS signal will be stored in bit 15 of D and the status of the DR signal will be stored in bit 14 of D.

Note 1 CS signal is not supported by the build-in RS-485 port on the CP1E N□□S(1)-type or CP2E S□□-type CPU Unit, therefore CS signal monitoring cannot be specified. Bit 4 to 7 of C should not be set to 1 or 3 hex.

- 2 3 CS and DR signals are not supported by the build-in RS-485 port on the CP1E N□□S1-type CPU Unit and the CP1W-CIF11/12-V1, CP2W-CIFD1/D2/D3 Serial Option Board, therefore CS and DR signal monitoring cannot be specified. Bit 4 to 7 of C should not be set to 1, 2 or 3 hex.

- If 1, 2, or 3 hex is specified for CS and DR signal control in C, RXD(235) will be executed regardless of the status of the Receive Completed Flag (note (a)).
- Receive data will not be stored if CS or DR signal monitoring is specified.
- Up to 259 bytes can be received, including the receive data (N = 256 bytes max.), the start code, and the end code.
- Specify the size of the receive data, not including the start code and end code, in N.

Note Related Auxiliary Area and CIO Area Addresses

(a) Reception Completed Flags

Built-in RS232C port / Serial option port 1	A392.06
Built-in RS-485 port / Serial option port 2	A392.14
Serial option port 1(EX)	A50.06

(b) Reception Counters

Built-in RS232C port / Serial option port 1	A393
Built-in RS-485 port / Serial option port 2	A394
Serial option port 1(EX)	A51


(c) Reception Overflow Flags

Built-in RS232C port / Serial option port 1	A392.07
Built-in RS-485 port / Serial option port 2	A392.15
Serial option port 1(EX)	A50.07

(d) RS-232C Port Restart Bit

Built-in RS232C port / Serial option port 1	A526.00
Built-in RS-485 port / Serial option port 2	A526.01
Serial option port 1(EX)	A526.02

● Start Code/End Code Settings and Receive Data



Hint

- When RXD(235) is used to read data that was received at one of the Serial Option Board's ports, the port's reception buffer is cleared after RXD(235) is executed. Consequently, RXD(235) can not be executed repeatedly to read a block of data in parts.

Precautions


- RXD(235) can be used only for the CPU Unit's RS-232C port, RS-485 port or the Serial Option Board port. In addition, the port must be set to no-protocol mode.
- Execute this instruction when the reception completion flag (A392.06, A392.14, A50.06) is 1 (ON) to receive data (from the reception buffer).
- When data is received, the data must be read by an RXD instruction or the next data cannot be received. When the reception completion flag turns ON, read the received data with an RXD instruction before the next reception.
- Specify the size of the receive data, not including the start code and end code, in N.
- If 0 is specified for N, the Reception Completed Flag and Reception Overflow Flag (note(a)) will be turned OFF, the Reception Counter (note(b)) will be cleared to 0, and nothing will be stored in memory.

Sample program

● Receiving data

This example shows how to receive data from the V400-R2 Multi Code Reader as an example of communicating with an external device.

Hardware Configuration



In this example, the external device is connected to the RS-232C port built into the CPU Unit.

First, set the reading conditions for the Code Reader.

Communications Settings



The communications settings of the Code Reader are given in the following table. These are the default settings.

Item	Setting
Communications mode	No-protocol
Baud rate	9,600 bps
Data bit length	8 bits
Parity	None
Stop bits	1
Start code	None
End code	CR (0x000D)



Set the PLC communications settings to the same values in the PLC Setup. Only the end code needs to be set.

Programming Example

If CIO 0.02 turns ON while the RS-232C Port Send Ready Flag (A392.05) is ON, the number of bytes of reading results specified in the RS-232C Port Reception Counter (A393) are read from the Code Reader connected to the CPU Unit's built-in RS-232C port and stored starting from the upper byte of D100.



Controlling Signals



Network Instructions

Network Instructions

Overview of Network Communications Instructions

The network instructions can be divided into two types, SEND(090), RECV(098) and CMND(490). These instructions are transmitted between Units (CPU Units and computers) in a network to transfer data and control operation, such as changing the operating mode.

Note The network instructions cannot be used in CP1E CPU Unit.


Message content	Instruction	Operation
Commands to transmit/receive data (FINS command)	SEND(090) RECV(098)	
Arbitrary commands (FINS command)	CMND(490)	

The commands executed by the network instructions are known as “FINS commands” and are used for communications between FA control devices. (Refer to the *CS/CJ Series Communications Commands Reference Manual* (Cat. No. W342) for details on FINS commands.)

Network Communications Patterns


● Communications with Another Device on the Network

Send commands to PLCs or computers on the local network.



● **Communicating with Devices on Other Networks**

Communications can span up to 3 network levels, including the local network. (The local network is the network where the communications originate.)



Note CP2E does not support bridge or gateway function.

In order to communicate through the network, it is necessary to register a routing table in each PLC's CPU Unit which indicates the route by which data will be transferred to the desired node. Each routing table is made up of a local network table and a relay network table.

- Local network table: This table shows the unit numbers and network addresses of the nodes connected to the local PLC.
- Relay network table: This table shows the node numbers and network addresses of the first relay nodes to destination networks that are not connected to the local PLC.

Network Communications Instructions

With CP2E N□□-type CPU Units, up to eight Network Communications Instructions can be executed simultaneously.

	Mnemonic	Instruction	Features
Network Communications Instructions for CP2E	SEND	NETWORK SEND	Up to 8 of these instructions can be executed simultaneously. Bits in the Auxiliary Area are used to show the completion of communications and communications errors. Either the communications port must be specified, or automatic allocation of a communications port must be specified. (Here, "communications port" indicates an internal logical port, not a physical port.)
	RECV	NETWORK RECEIVE	
	CMND	DELIVER COMMAND	


Communications Flags

The operation of the communications flags is outlined below.

- The Communications Port Enabled Flag is turned OFF when communications are in progress and turned ON when communications are completed (normally or not).
- The status of the Communications Port Error Flag is maintained until the next time that data is transmitted or received.
- The Communications Port Error Flag will be turned OFF the next time that data is transmitted or received, even if there was an error in the previous operation.

Note Here, "communications port" indicates an internal logical port, not a physical port.


Example



Address	Bits	Name	Description
A202	00 to 07	Communications Port Enabled Flags	Turns ON when a communications instruction can be executed. Bits 00 to 07 correspond to communications ports 0 to 7. You can tell when communications have been completed because the Communications Port Enabled Flag will turn ON again after the completing execution of the communications instruction. The Communications Port Enabled Flag will be OFF while the communications instruction is being executed.
	15	Communications Port Allocation Enabled Flag	Turns ON when there is a communications port available for automatic allocation. Note Use this flag to see if all eight communications ports have already been allocated before executing communications instructions.
A203 to A210	---	Communications Port Completion Codes	These words contain the completion codes for the corresponding port numbers when network instructions have been executed.
A214	00 to 07	First Cycle Flags after Network Communications Finished	Each flag will turn ON for just one cycle after communications have been completed. Bits 00 to 07 correspond to ports 0 to 7. Note These flags are not effective until the next cycle after the communications instruction is executed. Delay accessing them for at least one cycle. Note Use the Used Communications Port Number stored in A218 to determine which flag to access.
	08 to 15	Do not use.	---
A215	00 to 07	First Cycle Flags after Network Communications Error	Each flag will turn ON for just one cycle after a communications error occurs. Bits 00 to 07 correspond to ports 0 to 7. If the flag turns ON, refer to the Communications Port Completion Code (A203 to A210) to identify the cause of the error. Note These flags are not effective until the next cycle after the communications instruction is executed. Delay accessing them for at least one cycle. Note Use the Used Communications Port Number stored in A218 to determine which flag to access.
	08 to 15	Do not use.	---
A216 and A217	---	Communications Port Completion Code Storage Address	The completion code for a communications instruction is automatically stored at the address with the PLC I/O memory address given in these words. Note Place this address into an index register and use indirect addressing through the index register to reach the communications completion code.
A218	---	Used Communications Port Number	When a communications instruction is executed, the number of the communications port that was used is stored in this word. Values 0000 to 0007 hex correspond to communications ports 0 to 7.
A219	00 to 07	Communications Port Error Flags	Turns ON when a communications error occurs during execution of network communications. If the Communications Port Error Flag turns ON, refer to the Communications Port Completion Code in (A203 to A210) to identify the cause of the error. Bits 00 to 07 correspond to communications ports 0 to 7. The Communications Port Error Flag will be OFF while the communications instruction is being executed.


Execution Timing of Network Communications Instructions

When the execution condition for a Network Communications Instruction is ON, processing communications is started, but actual communications are processed in the background using peripheral servicing.



The following operation occurs.


- (1) If the relevant Communications Port Enabled Flag (A202.00 to A202.07) is ON when the execution condition turns ON, it turns OFF, the Communications Port Error Flag (A219.00 to A219.07) turns OFF, the Communications Port Completion Codes (A203 to A210) is cleared to 0000 hex, the contents of the control words starting from C are read, and communications processing (sending the FINS command and receiving the response) is started.
- (2) The communications command is processed during peripheral servicing. This processing lasts for the required number of cycles.
- (3) When a response is received, the response words specified by the operand are updated in communications port servicing. The Communications Port Enabled Flag (A202.00 to A202.07) is turned ON, the Communications Port Error Flag (A219.00 to A219.07) is turned ON or OFF according to the results of the instruction, and the Communications Port Completion Code (A203 to A210) is stored.



Network Communications Instructions

Communications Ports

There are 8 logical communications ports provided, so 8 communications instructions can be executed simultaneously. Only one instruction can be executed at a time for each communications port. Exclusive control must be used when more than 8 instructions are executed.




Network Communications Instructions can be executed either by specifying a communications port or by allowing the CPU Unit to automatically assign a port.


Each communications port can be used by only one instruction at a time. To specify a communications port, the following steps were necessary.

- When programming, it was necessary to keep track of the ports that were being used to designate only available ports in operands.
- In the ladder program, it was necessary to add processing to confirm the availability of communications ports before using them.

Example When Not Using Automatic Port Allocation



The port number can be specified as “F” instead of from 0 to 7 to automatically allocate the communications port, i.e., the next open communications port is used automatically.




This saves the programmer from having to keep track of communications ports while programming. The differences between assigning specific port numbers and automatically allocating port numbers are given in the following table.


Item	User specification of communications ports	Automatic allocation of communications ports
Specification of the communications port number in the control data	0 to 7	F
Exclusive control	Required	Not required unless more than 8 communications ports are required at the same time.
Flag applications	LD or LD NOT used with flag corresponding to the specified communications port.	TST(350) or TSTN(351) used with A218 (Used Communications Port Number).
Communications Port Completion Codes	Completion code for communications port specified by user is accessed.	Completion codes are accessed by using the PLC memory address stored in A216 and A217 (Communications Port Completion Code Storage Address) and index register indirect addressing.

Ladder Programming Examples

● Specifying Communications Ports



● Automatically Allocating Communications Port



User Specification of Communications Ports


The communications port can be specified in the control data of the Network Communications Instruction.

The same communications port cannot be used in any other instruction until processing this instruction has been completed. Exclusive control of the communications port is necessary.

● Auxiliary Area Words and Bits Used for User Specification of Communications Ports


Address	Bits	Name	Description
A202	00 to 07	Communications Port Enabled Flags	Turns ON when a communications instruction can be executed. Bits 00 to 07 correspond to ports 0 to 7. You can tell when communications have been completed because the Communications Port Enabled Flag will turn ON again after the completing execution of the communications instruction. The Communications Port Error Flag will be OFF while the communications instruction is being executed.
A203 to A210	---	Communications Port Completion Codes	These words contain the completion codes for the corresponding port numbers when communications instructions have been executed. Words A203 to A210 correspond to communications ports 0 to 7.
A219	00 to 07	Communications Port Error Flags	Turns ON when a communications error occurs during execution of network communications. If the Communications Port Error Flag turns ON, refer to the Communications Port Completion Code in (A203 to A210) to identify the cause of the error. Bits 00 to 07 correspond to communications ports 0 to 7. The Communications Port Error Flag will be OFF while the communications instruction is being executed.

● Flag/Word Operation



Application Methods

1. Set the communications port in the instruction operand to 0 to 7 hex.
2. Use the Communications Port Enabled Flag (A202.00 to A202.07) to perform exclusive control of the communications port.



Automatic Allocation of Communications Ports

● Overview

Each of the following instructions use one of the communications ports (0 to 7) to perform network communications.


- Network Communications Instructions (SEND, RECV, and CMND)

Note Here, “communications port” indicates an internal logical port, not a physical port.

● Auxiliary Area Bits and Words Used When Automatically Allocating Communications Ports

Address	Bits	Name	Description
A202	15	Communications Port Allocation Enabled Flag	Turns ON when there is a communications port available for automatic allocation. Note Use this flag to confirm if all eight communications ports have already been allocated before executing communications instructions.
A214	00 to 07	First Cycle Flags after Network Communications Finished	Each flag will turn ON for just one cycle after communications have been completed. Bits 00 to 07 correspond to ports 0 to 7. Note These flags are not effective until the next cycle after the communications instruction is executed. Delay accessing them for at least one cycle. Note Use the Used Communications Port Number stored in A218 to determine which flag to access.
	08 to 15	Do not use.	---
A215	00 to 07	First Cycle Flags after Network Communications Error	Each flag will turn ON for just one cycle after a communications error occurs. Bits 00 to 07 correspond to ports 0 to 7. If the flag turns ON, refer to the Communications Port Completion Code in (A203 to A210) to identify the cause of the error. Note These flags are not effective until the next cycle after the communications instruction is executed. Delay accessing them for at least one cycle. Note Use the Used Communications Port Number stored in A218 to determine which flag to access.
	08 to 15	Do not use.	---
A216 and A217	---	Communications Port Completion Code Storage Address	The completion code for a communications instruction is automatically stored at the address with the PLC I/O memory address given in these words. Note Place this address into an index register and use indirect addressing through the index register to reach the communications completion code.
A218	---	Used Communications Port Numbers	When a communications instruction is executed, the number of the communications port that was used is stored in this word. Values 0000 to 0007 hex correspond to communications ports 0 to 7.


Use the following flowchart to determine whether to use the Communications Port Allocation Enabled Flag (A202.15) and the Communications Port Completion Code Storage Address (A216 and A217).



Applications Methods


1. Set the communications port in the instruction operand to F hex.
2. Program the ladder diagram as shown below.

● Completing and Processing Errors after Executing Communications Instructions




● Accessing the Completion Code after Executing Communications Instructions


The completion codes are generally used to troubleshoot errors when they occur. A completion code of 0000 hex can, however, also be used to confirm that communications have been completed normally.



Note 1 If you use communications instructions inside interrupt tasks (regardless of whether you specify communications ports or use automatic port allocation), use the DI and EI instructions to prohibit executing interrupt tasks when executing communications instructions with automatic port allocation in cyclic tasks, as shown below.




2 If it is possible that more than eight communications instructions will be executed at the same time, always check to be sure there is an available communications port before executing a communications instruction, even when using automatic port allocation.




- 3 It is acceptable to specify the communications port for some communications instructions and use automatic port allocation for others. It is possible, however, that a port specified by the user for one communications instructions may have already been automatically allocated. You must therefore be careful when adding communications instructions that use automatic port allocation to existing ladder diagrams, as shown below.

Programming Example



SEND

Instruction	Mnemonic	Variations	Function code	Function
NETWORK SEND	SEND	@SEND	090	Sends data to a node in the Ethernet network.

Symbol	SEND						
		<table border="1"> <tr> <td>S</td> <td>S: First source word (local node)</td> </tr> <tr> <td>D</td> <td>D: First destination word (remote node)</td> </tr> <tr> <td>C</td> <td>C: First control word</td> </tr> </table>	S	S: First source word (local node)	D	D: First destination word (remote node)	C
S	S: First source word (local node)						
D	D: First destination word (remote node)						
C	C: First control word						


Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word (local node)	UINT	Variable
D	First destination word (remote node)	UINT	Variable
C	First control word	WORD	5

C: First Control Word





- Note 1** When the destination network address is set to 00, the Ethernet port of the CP2E □□-type CPU Unit will send data in the same network.
- 2** For a broadcast transmission, set #FF hex.
Cannot transmit to the local unit (destination network address #00, destination node address #00, destination unit address #00).
- 3** Unit address
- CPU Unit: 00 hex
 - Computer: 01 hex
- * It is also possible to specify serial port in CS/CJ series CPU Bus Unit and Special I/O Unit. Refer to *SYSMAC CS/CJ Series Communications Commands Reference Manual* (Cat. No. W342) for the setting of unit address.
- 4** When the destination node number is set to FF (broadcast transmission), there will be no response even if bits 12 to 15 are set to 0.

● **Operand Specifications**

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---	---	---	OK	---	---	---
D	OK	OK	OK	OK	OK	OK	OK	OK	OK							
C																

Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> • ON if the Communications Port Enabled Flag is OFF for the communications port number specified in C+3. • ON if the destination network address is #00, the destination node address is #00 and the destination unit address is #00. • OFF in all other cases.


Related Auxiliary Area Words and Bits

Name	Address	Operation
Communications Port Enabled Flag	A202.00 to A202.07	These flags are turned ON to indicate that network instructions, may be executed for the corresponding ports (00 to 07). A flag is turned OFF when a network instruction is being executed for the corresponding port and turned ON again when the instruction is completed.
Communications Port Error Flag	A219.00 to A219.07	These flags are turned ON to indicate that an error has occurred at the corresponding ports (00 to 07) during execution of a network instruction. The flag status is retained until the next network instruction is executed. The flag will be turned OFF when the next instruction is executed even if an error occurred previously.
Communications Port Completion Codes	A203 to A210	These words contain the completion codes for the corresponding ports (00 to 07) following execution of a network instruction. The corresponding word will contain 0000 while the network instruction is being executed and the completion code will be written when the instruction is completed. These words are cleared when an instruction is executed.

Note Refer to the FINS command response codes in the *CS/CJ Series Communications Commands Reference Manual* (W342) for details on the completion codes for network communications.

Function

SEND(090) transfers the data beginning at word S to addresses beginning at D in the designated device through the PLC's CPU Bus or over a network. The number of words to be transmitted is specified in C.




- If the Communications Port Enabled Flag is ON for the communications port specified in C+3 when SEND(090) is executed, the corresponding Communications Port Enabled Flag (ports 00 to 07: A202.00 to A202.07) and Communications Port Error Flag (ports 00 to 07: A219.00 to A219.07) will be turned OFF and 0000 will be written to the word that contains the completion code (ports 00 to 07: A203 to A210). Data will be transmitted to the destination node once the flags have been set.
- When data will be transmitted outside of the local network, the user must register routing tables in the PLCs (CPU Units) in each network. (Routing tables indicate the routes to other networks in which destination nodes are connected.)
- If the destination node number is set to FF, the data will be broadcast to all of the nodes in the designated network. This is known as a broadcast transmission.
- If a response is requested (bits 12 to 15 of C+3 set to 0) but a response has not been received within the response monitoring time, the data will be retransmitted up to 15 times (retries set in bits 0 to 3 of C+3).
- There will be no response or retries for broadcast transmissions.

Data can be transmitted to a PLC or computer connected through an Ethernet network.

● Transmission through the Network

SEND(090) can be used to transmit data from the PLC to the specified data area in a PLC or computer connected by an Ethernet link.



Precaution

- Only one network instruction may be executed for a communications port at one time. To ensure that SEND(090) is not executed while a port is busy, program the port's Communications Port Enabled Flag (A202.00 to A202.07) as a normally open condition.
- Refer to *Automatically Allocating Communications Ports (i.e., Internal Logical Ports)* in *SECTION 2 Instructions - Network Instructions* for details on using automatic allocation of the communications port number (logical port).
- Noise and other factors can cause the transmission or response to be corrupted or lost, so we recommend setting the number of retries to a non-zero value which will cause SEND(090) to be executed again.
- Only can be used by the Ethernet ports of CP2E N□□-type CPU Units, cannot be used by the serial communication ports of CP1E and CP2E.

Example Programming


When CIO 0.00 and A202.07 (the Communications Port Enabled Flag for port 07) are ON in the following example, the ten words from D100 to D109 are transmitted to node number 3 in the local network where they are written to the ten words from D200 to D209. The data will be retransmitted up to 3 times if a response is not received within ten seconds.



C: D300	0	0	0	A	Number of words to send: 10 words
C+1: D301	0	0	0	0	Transmit to the local network and the device itself
C+2: D302	0	3	0	0	Node number 3, unit address 00 (CPU Unit)
C+3: D303	0	7	0	3	Response requested, port number 7, 3 retries
C+4: D304	0	0	6	4	Response monitoring time: 0064 hexadecimal (10 seconds)

RECV

Instruction	Mnemonic	Variations	Function code	Function
NETWORK RECEIVE	RECV	@RECV	098	Requests data to be transmitted from a node in the Ethernet network and receives the data.




Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word (remote node)	UINT	Variable
D	First destination word (local node)	UINT	Variable
C	First control word	WORD	5

C: First Control Word





- Note 1** When the source network address is set to 00, the Ethernet port of the CP2E □□-type CPU Unit will request data in the same network.
- Broadcast transmission is not possible using a RECV(098) instruction. Cannot transmit to the local unit (destination network address #00, destination node address #00, destination unit address #00).
 - Unit address
 - CPU Unit: 00 hex
 - Computer: 01 hex
- * It is also possible to specify serial port in CS/CJ series CPU Bus Unit and Special I/O Unit. Refer to *SYSMAC CS/CJ Series Communications Commands Reference Manual* (Cat. No. W342) for the setting of unit address.

● **Operand Specifications**

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S																
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
C																

Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> • ON if the Communications Port Enabled Flag is OFF for the communications port number specified in C+3. • ON if the destination network address is #00, the destination node address is #00 and the destination unit address is #00. • OFF in all other cases.


Related Auxiliary Area Words and Bits

Name	Address	Operation
Communications Port Enabled Flag	A202.00 to A202.07	These flags are turned ON to indicate that network instructions, may be executed for the corresponding ports (00 to 07). A flag is turned OFF when a network instruction is being executed for the corresponding port and turned ON again when the instruction is completed.
Communications Port Error Flag	A219.00 to A219.07	These flags are turned ON to indicate that an error has occurred at the corresponding ports (00 to 07) during execution of a network instruction. The flag status is retained until the next network instruction is executed. The flag will be turned OFF when the next instruction is executed even if an error occurred previously
Communications Port Completion Codes	A203 to A210	These words contain the completion codes for the corresponding ports (00 to 07) following execution of a network instruction. The corresponding word will contain 0000 while the network instruction is being executed and the completion code will be written when the instruction is completed. These words are cleared when program execution begins.

Note Refer to the FINS command response codes in the *CS/CJ Series Communications Commands Reference Manual* (W342) for details on the completion codes for network communications.

Function

RECV(098) requests the number of words specified in C beginning at word S to be transferred from the designated device to the local PLC. The data is received through the PLC's CPU Bus or over the network and written to the PLC's data area beginning at D.




- If the Communications Port Enabled Flag is ON for the communications port specified in C+3 when SEND(090) is executed, the corresponding Communications Port Enabled Flag (ports 00 to 07: A202.00 to A202.07) and Communications Port Error Flag (ports 00 to 07: A219.00 to A219.07) will be turned OFF and 0000 will be written to the word that contains the completion code (ports 00 to 07: A203 to A210). Data will be received from the destination node once the flags have been set.
- When data will be transmitted outside of the local network, the user must register routing tables in the PLCs (CPU Units) in each network. (Routing tables indicate the routes to other networks in which destination nodes are connected.)
- A response is required with RECV(098) because the response contains the data being received. If the response has not been received within the response monitoring time set in C+4, the request for data transfer will be retransmitted up to 15 times (retries set in bits 0 to 3 of C+3).
- RECV(098) can be used to request a data transmission from a particular serial port in the source device as well as the device itself.

Data can be received from a PLC or computer connected through an Ethernet network.

● Transmission through the Network

RECV(098) can be used to receive data transmitted the specified data area in a PLC or computer connected by an Ethernet link and write that data to the specified data area in the local PLC.




Precaution

- Only one network instruction may be executed for a communications port at one time. To ensure that RECV(098) is not executed while a port is busy, program the port's Communications Port Enabled Flag (A202.00 to A202.07) as a normally open condition.
- Refer to *Automatically Allocating Communications Ports (i.e., Internal Logical Ports)* in *SECTION 2 Instructions - Network Instructions* for details on using automatic allocation of the communications port number (logical port).
- Noise and other factors can cause the transmission or response to be corrupted or lost, so we recommend setting the number of retries to a non-zero value which will cause RECV(098) to be executed again.
- Only can be used by the Ethernet ports of CP2E N□□-type CPU Units, cannot be used by the serial communication ports of CP1E and CP2E.

CMND

Instruction	Mnemonic	Variations	Function code	Function
DELIVER COMMAND	CMND	@ CMND	490	Sends an FINS command and receives the response.




Applicable Program Areas


Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First command word	UINT	Variable
D	First response word	UINT	Variable
C	First control word	WORD	6

C: First Control Word





- Note 1** Refer to the operation manual for the specific network for the maximum data lengths for the command data and response data. For any FINS command passing through multiple networks, the maximum data lengths for the command data and response data are determined by the network with the smallest maximum data lengths. If response data longer than the number response data bytes is returned, the response data is not stored. If response data shorter than the number of response data bytes is returned, the response data is received and the remaining area remains unchanged.
- When the destination network address is set to 00, the Ethernet port of the CP2E N□□-type CPU Unit will send data in the same network.
 - For a broadcast transmission, set #FF hex. Cannot transmit to the local unit (destination network address #00, destination node address #00, destination unit address #00).
 - Unit address
 - CPU Unit: 00 hex
 - Computer: 01 hex
 * It is also possible to specify serial port in CS/CJ series CPU Bus Unit and Special I/O Unit. Refer to *SYSMAC CS/CJ Series Communications Commands Reference Manual* (Cat. No. W342) for the setting of unit address.
 - When the destination node number is set to FF (broadcast transmission), there will be no response even if bits 12 to 15 are set to 0.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con-constants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S										---	---	---	OK	---	---	---
D	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---
C																

Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> • ON if the Communications Port Enabled Flag is OFF for the communications port number specified in C+4. • ON if the destination network address is #00, the destination node address is #00 and the destination unit address is #00. • OFF in all other cases.


Related Auxiliary Area Words and Bits

Name	Address	Operation
Communications Port Enabled Flag	A202.00 to A202.07	These flags are turned ON to indicate that network instructions may be executed for the corresponding ports (00 to 07). A flag is turned OFF when a network instruction is being executed for the corresponding port and turned ON again when the instruction is completed.
Communications Port Error Flag	A219.00 to A219.07	These flags are turned ON to indicate that an error has occurred at the corresponding ports (00 to 07) during execution of a network instruction. The flag status is retained until the next network instruction is executed. The flag will be turned OFF when the next instruction is executed even if an error occurred previously.
Communications Port Completion Codes	A203 to A210	These words contain the completion codes for the corresponding ports (00 to 07) following execution of a network instruction. The corresponding word will contain 0000 while the network instruction is being executed and the completion code will be written when the instruction is completed. These words are cleared when program execution begins.

Note Refer to the FINS command response codes in the *CS/CJ Series Communications Commands Reference Manual (W342)* for details on the completion codes for network communications.

Function

CMND(490) transfers the specified number of bytes of FINS command data beginning at word S to the designated device through the PLC's CPU Bus or over a network. The response is stored in memory beginning at word D.




- If the Communications Port Enabled Flag is ON for the communications port specified in C+3 when CMND(490) is executed, the corresponding Communications Port Enabled Flag (ports 00 to 07: A202.00 to A202.07) and Communications Port Error Flag (ports 00 to 07: A219.00 to A219.07) will be turned OFF and 0000 will be written to the word that contains the completion code (ports 00 to 07: A203 to A210). The command data will be transmitted to the destination node(s) once the flags have been set.
- When data will be transmitted outside of the local network, the user must register routing tables in the PLCs (CPU Units) in each network. (Routing tables indicate the routes to other networks in which destination nodes are connected.)
- CMND(490) can be used to transmit command data to a particular serial port in the destination device as well as the device itself.
- If the destination node number is set to FF, the command data will be broadcast to all of the nodes in the designated network. This is known as a broadcast transmission.
- If a response is requested (bits 12 to 15 of C+4 set to 0) but a response has not been received within the response monitoring time, the command data will be retransmitted up to 15 times (retries set in bits 0 to 3 of C+3). There will be no response and no retries for broadcast transmissions. For instructions that require no response, set the response setting to "not required."
- When broadcast is specified, there is no response and no resending.
- An error will occur if the amount of response data exceeds the number of bytes of response data set in C+1.

- FINS command data can be transmitted to a PLC (CPU Unit or CPU Bus Unit) or computer connected through an Ethernet network.

● Transmission through the Network

CMND(490) can be used to transmit any FINS command to a personal computer or a PLC (CPU Unit or CPU Bus Unit) connected by an Ethernet link.



Hint

- CMND(490) operates just like SEND(090) if the FINS command code is 0102 (MEMORY AREA WRITE) and just like RECV(098) if the code is 0101 (MEMORY AREA READ).

Precaution

- To ensure that CMND(490) is not executed while a port is busy, program the port's Communications Port Enabled Flag (A202.00 to A202.07) as a normally open condition.
- Refer to *Automatically Allocating Communications Ports (i.e., Internal Logical Ports)* in *SECTION 2 Instructions - Network Instructions* for details on using automatic allocation of the communications port number (logical port).
- Noise and other factors can cause the transmission or response to be corrupted or lost, so we recommend setting the number of retries to a non-zero value which will cause CMND(490) to be executed again.
- Only can be used by the Ethernet ports of CP2E N□□-type CPU Units, cannot be used by the serial communication ports of CP1E and CP2E.


Example Programming

● Issuing a FINS Command to Another CPU Unit on the Network

The following program section shows an example of sending a FINS command to another CPU Unit.

When CIO 0.00 and A202.07 (the Communications Port Enabled Flag for port 07) are ON, CMND(490) transmits FINS command 0101 (MEMORY AREA READ) to node number 3. The response is stored in D200 to D211.

The MEMORY AREA READ command reads 10 words from D10 to D19. The response contains the 2-byte command code (0101), the 2-byte completion code, and then the 10 words of data, for a total of 14 words or 28 bytes.





	15	8	7	0	
S: D100	0	1	0	1	Command code: 0101 hexadecimal (MEMORY AREA READ) D10 (Data area = 82 hexadecimal, address = 000A00)
S+1:D101	8	2	0	0	
S+2:D102	0	A	0	0	
S+3:D103	0	0	0	A	

	15	8	7	0	
C: D300	0	0	0	8	Bytes of command data: 0008 (8 decimal)
C+1:D301	0	0	1	8	Bytes of response data: 0018 (24)
C+2:D302	0	0	0	0	Transmit to the local network and the device itself
C+3:D303	0	3	0	0	Node number 3, unit address 00 (CPU Unit)
C+4:D304	0	7	0	3	Response requested, port number 7, 3 retries
C+5:D305	0	0	6	4	Response monitoring time: 0064 hexadecimal (10 seconds)

Clock Instructions

CADD/CSUB

Instruction	Mnemonic	Variations	Function code	Function
CALENDAR ADD	CADD	@CADD	730	Adds time to the calendar data in the specified words.
CALENDAR SUBTRACT	CSUB	@CSUB	731	Subtracts time from the calendar data in the specified words.

Symbol	CADD	CSUB
	 <p>CADD(730)</p> <p>C: First calendar word T: First time word R: First result word</p>	 <p>CSUB(731)</p> <p>C: First calendar word T: First time word R: First result word</p>

Applicable Program Areas




Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands




Operand	Description	Data type	Size
C	First calendar word	WORD	3
T	First time word	DWORD	2
R	First result word	WORD	3

● **CADD**



C through C+2: Calendar Data



R through R+2: Result Data




T and T+1: Time Data




● CSUB


C through C+2: Calendar Data



T and T+1: Time Data



R through R+2: Result Data



● **Operand Specifications**

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
C										---						
T	OK	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	OK	---	---	---
R										---						


Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> • ON if the calendar data in C through C+2 is not within the specified ranges. • ON if the time data in T and T+1 is not within the specified ranges. • OFF in all other cases.
Equal Flag	P_EQ	<ul style="list-style-type: none"> • ON when the result of a CSUB instruction is 0. • OFF in all other cases.

Function


● **CADD**

CADD(730) adds the calendar data (words C through C+2) to the time data (words T and T+1) and outputs the resulting calendar data to R through R+2.



● **CSUB**


CSUB(731) subtracts the time data (words T and T+1) from the calendar data (words C through C+2) and outputs the resulting calendar data to R through R+2.



Sample program


● CADD

When CIO 0.00 turns ON in the following example, the calendar data in D100 through D102 (year, month, day, hour, minutes, seconds) is added to the time data in D200 and D201 (hours, minutes, seconds) and the result is output to D300 through D302.




● CSUB

When CIO 0.00 turns ON in the following example, the time data in D200 and D201 (hours, minutes, seconds) is subtracted from the calendar data in D100 through D102 (year, month, day, hour, minutes, seconds) and the result is output to D300 through D302.



DATE

Instruction	Mnemonic	Variations	Function code	Function
CLOCK ADJUSTMENT	DATE	@DATE	735	Changes the internal clock setting to the setting in the specified source words.




Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
S	First source word	LWORD	4

S through S+3: New Clock Setting



Note S through S+3 must be in the same data area.

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
S	OK	OK	OK	OK	OK	OK	OK	OK	OK	---	---	---	OK	---	---	---

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the new clock setting in S through S+3 is not within the specified range. ON when DATE instruction is executed for E□□-type CPU Unit. ON when DATE instruction is executed during clock initialization OFF in all other cases.

Related Auxiliary Area Words and Bits

Name	Address	Operation
Clock data	A351 to A354	A351.00 to A351.07: Seconds (00 to 59) (BCD) A351.08 to A351.15: Minutes (00 to 59) (BCD) A352.00 to A352.07: Hours (00 to 23) (BCD) A352.08 to A352.15: Day of the month (01 to 31) (BCD) A353.00 to A353.07: Month (01 to 12) (BCD) A353.08 to A353.15: Year (00 to 99) (BCD) A354.00 to A354.07: Day of the week (00 to 06) (BCD) 00: Sunday, 01: Monday, 02: Tuesday, 03: Wednesday, 04: Thursday, 05: Friday, 06: Saturday

Function

DATE(735) changes the internal clock setting according to the clock data in the four source words. The new internal clock setting is immediately reflected in the Calendar/Clock Area (A351 to A354).



Hint


The internal clock setting can also be changed from a Peripheral Device or the CLOCK WRITE FINS command (0702).

Precaution

- In case this instruction is executed for CP1E/CP2E E□□-type CPU Unit, the error flag will turn ON and the instruction cannot be executed. For CP1E/CP2E E□□-type CPU Unit, A351 to A354 is always 01-01-01 01:01:01 Sunday.

Sample program



When CIO 0.00 turns ON in the following example, the internal clock is set to 20:15:30 on Thursday, October 9, 1998.



Failure Diagnosis Instructions

FAL

Instruction	Mnemonic	Variations	Function code	Function
FAILURE ALARM	FAL	@FAL	006	Generates or clears user-defined non-fatal errors. Non-fatal errors do not stop PLC operation.

Symbol	FAL	
	Generating or Clearing User-defined Non-fatal Errors  N: FAL number S: First message word or constant (0000 to FFFF)	Generating Non-fatal System Errors  N: FAL number (value in A529) S: First word containing the error code and error details

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	FAL number	Constants only	1
S	First message word or constant / First word containing the error code and error details	WORD	Variable

● Generating or Clearing User-defined Non-fatal Errors

Note The value of operand N must be different from the content of A529 (the system-generated FAL/FALS number).

	Generates a non-fatal error	Clears all non-fatal errors
N	1 to 511 (These FAL numbers are shared with FALS numbers.)	0
S	Word address: Generates a non-fatal error with the corresponding FAL number. The 16-character ASCII message contained in S through S+7 will be displayed on the Programming Device. #0000 to #FFFF: Generates a non-fatal error with the corresponding FAL number (no message).	#FFFF: Clears all non-fatal errors. #0001 to #01FF: Clears the non-fatal error with the corresponding FAL number. Other: Clears the most serious non-fatal error.

● Generating Non-fatal System Errors

Note The value of operand N must be the same as the content of A529 (the system-generated FAL/FALS number).

	Generates a non-fatal error
N	1 to 511 (These FAL numbers are shared with FALS numbers.)
S	Error code that will be generated. (See Function below.)
S+1	Error details code that will be generated. (See Function below.)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK		---	---	OK			

Flags

Name	Label	Operation
Error Flag	ER	<ul style="list-style-type: none"> ON if N is not within the specified range of 0 to 511 decimal. ON if a non-fatal system error is being generated, but the specified error code or error details code is incorrect. OFF in all other cases.

Related Auxiliary Area Words and Bits

● Auxiliary Area Words/Flags for User-defined Errors Only

Name	Address	Operation
FAL Error Flag	A402.15	ON when an error is generated with FAL(006).
Executed FAL Number Flags	A360.01 to A391.15	When an error is generated with FAL(006), the corresponding flag will be turned ON. Flags A360.01 to A391.15 correspond to FAL numbers 1 to 511 decimal.

● Auxiliary Area Words/Flags for System Errors Only

Name	Address	Operation
System-generated FAL/FALS number	A529	A dummy FAL/FALS number is used when a system error is generated with FAL(006). Set the same dummy FAL/FALS number in this word (0001 to 01FF hex, 1 to 511 decimal).

● Auxiliary Area Words/Flags for both User-defined and System Errors

Name	Address	Operation
Error Log Area	A100 to A199	The Error Log Area contains the error codes and time/date of occurrence for the most recent 20 errors, including errors generated by FAL(006).
Error code	A400	When an error occurs its error code is stored in A400. The error codes for FAL numbers 0001 to 01FF are 4101 to 42FF, respectively. If two or more errors occur simultaneously, the error code of the most serious error will be stored in A400.

Clearing Non-fatal Errors without a Programming Device

● Clearing User-defined Non-fatal Errors

When FAL(006) is executed with N set to 0, non-fatal errors can be cleared. The value of S will determine the processing, as shown in the following table.

S	Process
&1 to &511 (0001 to 01FF hex)	The FAL error of the specified number will be cleared.
FFFF hex	All non-fatal errors (including system errors) will be cleared.
0200 to FFFE hex or word specification	The most serious non-fatal error (even if it is a non-fatal system error) that has occurred. When more than one FAL error has occurred, the FAL error with the smallest FAL number will be cleared.

● Clearing Non-fatal System Errors

There are two ways to clear non-fatal system errors generated with FAL(006).

- Turn the PLC OFF and then ON again.
- When keeping the PLC ON, the system error must be cleared as if the specified error had actually occurred.


Function

● Generating Non-fatal User-defined Errors

The following table shows the error codes and FAL Error Flags for FAL(006).

FAL number	1 to 511 decimal
FAL error codes	4101 to 42FF
Executed FAL Number Flags	A360.01 to A391.15

When FAL(006) is executed with N set to an FAL number (&1 to &511) that is not equal to the content of A529 (the system-generated FAL/FALS number), a non-fatal error will be generated with that FAL number and the following processing will be performed:



1. The FAL Error Flag (A402.15) will be turned ON. (PLC operation will continue.)
2. The Executed FAL Number Flag will be turned ON for the corresponding FAL number. Flags A360.01 to A391.15 correspond to FAL numbers 0001 to 01FF (1 to 511).
3. The error code will be written to A400. Error codes 4101 to 42FF correspond to FAL numbers 0001 to 01FF (1 to 511).
4. The error code and the time that the error occurred will be written to the Error Log Area (A100 through A199).


Note The error record will not be written to the Error Log Area if the *Don't register FAL to error log* Option in the PLC Setup is selected.

5. The ERR Indicator on the CPU Unit will flash.
6. If a word address has been specified in S, the message beginning at S will be registered (displayed on the Programming Device).

Note If a fatal error or a more serious non-fatal error occurs at the same time as the FAL(006) instruction, the more serious error's error code will be written to A400.

● Generating Non-fatal System Errors

When FAL(006) is executed with N set to an FAL number (&1 to &511) that is equal to the content of A529 (the system-generated FAL/FALS number), a non-fatal error will be generated with the error code and error details code specified in S and S+1. The following processing will be performed at the same time:



1. The specified error code will be written to A400.
2. The error code and the time that the error occurred will be written to the Error Log Area (A100 through A199).
3. The appropriate Auxiliary Area Flags are set based on the error code and error details.
4. The ERR Indicator on the CPU Unit will flash and PLC operation will continue.

Note 1 FAL(006) can be used to generate non-fatal errors from the system when debugging the program. For example, a system error can be generated intentionally to check whether or not error messages are being displayed properly at an interface such as a Programmable Terminal (PT).

- 2 The value of A529 (the system-generated FAL/FALS number) is a dummy FAL number (FAL and FALS numbers are shared.) used when a non-fatal error is generated intentionally by the system. This number is a dummy FAL number, so it does not change the status of the Executed FAL Number Flags (A360.01 to A391.15) or the error code.

When it is necessary to generate two or more system errors (fatal and/or non-fatal errors), different errors can be generated by executing the FAL/FALS instructions more than once with the same values in A529 and N, but different values in S and S+1.

- 3 If a more serious error (including a system-generated fatal error or FALS(007) error) occurs at the same time as the FAL(006) instruction, the more serious error's error code will be written to A400.
- 4 To clear a system error generated by FAL(006), turn the PLC OFF and then ON again. The PLC can be kept ON, but the same processing will be required to clear the error as if the specified error had actually occurred.

Refer to *CP1E CPU Unit Hardware Operation Manual* or *CP1E CPU Unit Software Operation Manual*.

The following table shows how to specify error codes and error details in S and S+1.

CP1E

Error name	S	S+1
PLC Setup Error	009B hex	PLC Setup Error Location 0000 to FFFF hex
Built-in Analog Error	008A hex	--- (not fixed)
Option Board Error	00D1 hex	Option Board Slot No. 0001 hex
Battery Error	00F7 hex	--- (not fixed)

CP2E

Error name	S	S+1
Backup memory error	00F1 hex	0400 hex
PLC setup error	009B hex	PLC Setup Error Location 0000 to FFFF hex
Battery error	00F7 hex	0000 hex
Option board error (CP2E N□□-type CPU Unit only)	00D1 hex	Option Board Slot No. 0001 hex
	00D2 hex	Option Board Slot No. 0002 hex
Ethernet setting table error (CP2E N□□-type CPU Unit only)	021A hex	---
FINS/TCP connection setup error (CP2E N□□-type CPU Unit only)	03C0 hex	Leftmost byte: FINS/TCP Connection No. 01: FINS/TCP connection No.1 02: FINS/TCP connection No.2 03: FINS/TCP connection No.3 Rightmost byte: Error Causes 01: Automatic allocation of FINS node address error 02: Target IP address error 03: Target FINS/TCP port number error
Ethernet server setup error (CP2E N□□-type CPU Unit only)	03C1 hex	Leftmost byte: Server Type 00: DNS server 01: SNTP error Rightmost byte: Error Causes 01: IP address setting error 02: Host name error 03: Port number error 04: Other setting error
Ethernet server connection error (CP2E N□□-type CPU Unit only)	03C4 hex	Leftmost byte: Server Type 00: DNS server 01: SNTP error Rightmost byte: Error Causes 01: Specified host does not exist 02: No service at specified host 03: Time out error 04: Closed unilaterally by host error 05: Cannot connect because account information does not match 06: Host name resolution error 07: Transmission error 08: Reception error


● Disabling Error Log Entries of User-defined Errors

Normally when FAL(006) generates a user-defined error, the error code and the time that the error occurred are written to the Error Log Area (A100 through A199). It is possible to set the PLC Setup so that user-defined errors generated by FAL(006) are not recorded in the Error Log.

Note Even though the error will not be recorded in the Error Log, the FAL Error Flag (402.15) will be turned ON, the corresponding flag in the Executed FAL Number Flags (A360.01 to A391.15) will be turned ON, and the error code will be written to A400.

Disable Error Log entries for user-defined FAL(006) errors when you want to record only the system-generated errors. For example, this function is useful during debugging if the FAL(006) instructions are used in several applications and the Error Log is becoming full of user-defined FAL(006) errors.

- The following screen capture shows the PLC Setup setting from the CX-Programmer.



Note Even if PLC Setup word 129 bit 15 is set to 1 (Do not record FAL Errors in Error Log.), the following errors will be recorded:

- Fatal errors generated by FALS(007)
- Non-fatal errors from the system
- Fatal errors from the system
- Non-fatal errors from the system generated intentionally with FAL(006)
- Fatal errors from the system generated intentionally with FALS(007)

● Displaying Messages with Non-fatal User-defined Errors

- If S is a word address and an ASCII message has been stored at S, that message will be displayed at the Peripheral Device when FAL(006) is executed. (If a message is not required, set S to a constant.)
- The message beginning at S will be registered when FAL(006) is executed. Once the message is registered, it will be displayed.
- An ASCII message up to 16 characters long can be stored in S through S+7. The leftmost (most significant) byte in each word is displayed first.
- The end code for the message is the null character (00 hexadecimal).
- All 16 characters in words S to S+7 will be displayed if the null character is omitted.
- If the contents of the words containing the message are changed after FAL(006) is executed, the message will change accordingly.


Sample program

● Generating a Non-fatal Error

When CIO 0.00 is ON in the following example, FAL(006) will generate a non-fatal error with FAL number 31 and execute the following processes.

1. The FAL Error Flag (A402.15) will be turned ON.
2. The corresponding Executed FAL Number Flag (A361.15) will be turned ON.
3. The corresponding error code (411F) will be written to A400.
4. The error code and the time/date that the error occurred will be written to the Error Log Area (A100 through A199).
5. The ERR Indicator on the CPU Unit will flash.
6. The ASCII message in D100 to D107 will be displayed at the Peripheral Device.


Note If a message is not required, specify a constant for S.



Note If two or more errors occur at the same time, the error code of the most serious error (with the highest error code) will be stored in A400.


● **Clearing a Particular Non-fatal Error**

When CIO 0.01 is ON in the following example, FAL(006) will clear the non-fatal error with FAL number 31, turn OFF the corresponding Executed FAL Number Flag (A361.15), and turn OFF the FAL Error Flag (A402.15).




● **Clearing All Non-fatal Errors**

When CIO 0.02 is ON in the following example, FAL(006) will clear all of the non-fatal errors, turn OFF the Executed FAL Number Flags (A360.01 to A391.15), and turn OFF the FAL Error Flag (A402.15).



● **Clearing the Most Serious Non-fatal Error**


When CIO 0.03 is ON in the following example, FAL(006) will clear the most serious non-fatal error that has occurred and reset the error code in A400. If the cleared error was originally generated by FAL(006), the corresponding Executed FAL Number Flag and the FAL Error Flag (A402.15) will be turned OFF.



● **Generating a Non-fatal System Error**



When CIO 0.00 is ON in the following example, FAL(006) will generate Option Board Error. In this case, dummy FAL number 10 is used and the corresponding value (000A hex) is stored in A529.

1. The specified error code (00D1) will be written to A400 if it is the most serious error.
2. The error code and the time/date that the error occurred will be written to the Error Log Area (A100 through A199).
3. Option Board Error Flag(A315.13) will be turned ON.
4. The CPU Unit's ERR Indicator will flash.
5. Option Board Error will occur.



FALS

Instruction	Mnemonic	Variations	Function code	Function
SEVERE FAILURE ALARM	FALS	---	007	Generates user-defined fatal errors. Fatal errors stop PLC operation.

Symbol	FALS	
	Generating User-defined Fatal Errors 	Generating Fatal System Errors 

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
N	FAL number	Constants only	1
S	First message word or constant / First word containing the error code and error details	WORD	Variable

● Generating User-defined Fatal Errors

Note The value of operand N must be different from the content of A529 (the system-generated FAL/FALS number).

	Generates a non-fatal error
N	1 to 511 (These FALS numbers are shared with FALS numbers.)
S	Specifies the first of eight words containing an ASCII message to be displayed on the Programming Device. Specify a constant (0000 to FFFF) if a message is not required.

● Generating Fatal Errors from the System

The following table shows the function of the operands.

Note The value of operand N must be the same as the content of A529 (the system-generated FAL/FALS number).

	Generates a non-fatal error
N	1 to 511 (These FALS numbers are shared with FAL numbers.)
S	Error code that will be generated. (See <i>Description</i> below.)
S+1	Error details code that will be generated. (See <i>Description</i> below.)

● Operand Specifications

Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
N	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---
S	OK	OK	OK	OK	OK	OK	OK	OK	OK		---	---	OK			

Flags

Name	Label	Operation
Error Flag	P_ER	<ul style="list-style-type: none"> ON if N is not within the specified range of 0001 to 01FF (1 to 511 decimal). ON if a fatal system error is being generated, but the specified error code or error details code is incorrect. OFF in all other cases.

Related Auxiliary Area Words and Bits

● Auxiliary Area Words/Flags for User-defined Errors Only

Name	Address	Operation
FALS Error Flag	A401.06	ON when an error is generated with FALS(007).

● Auxiliary Area Words/Flags for System Errors Only

Name	Address	Operation
System-generated FAL/FALS number	A529	A dummy FAL/FALS number is used when a system error is generated with FALS(007). Set the same dummy FAL/FALS number in this word (0001 to 01FF hex, 1 to 511 decimal).

● Auxiliary Area Words/Flags for both User-defined and System Errors


Name	Address	Operation
Error Log Area	A100 to A199	The Error Log Area contains the error codes and time/date of occurrence for the most recent 20 errors, including errors generated by FALS(007).
Error code	A400	When an error occurs its error code is stored in A400. The error codes for FALS numbers 0001 to 01FF (1 to 511 decimal) are C101 to C2FF, respectively. Note If two or more errors occur simultaneously, the error code of the most serious error will be stored in A400.

Function

● Generating Fatal User-defined Errors

FALS number	1 to 511
FALS error codes	C101 TO C2FF

When FALS(007) is executed with N set to an FALS number (1 to 511) that is not equal to the content of A529 (the system-generated FAL/FALS number), a fatal error will be generated with that FALS number and the following processing will be performed:




1. The FALS Error Flag (A401.06) will be turned ON. (PLC operation will stop.)
 2. The error code will be written to A400. Error codes C101 to C2FF correspond to FALS numbers 0001 to 01FF (1 to 511).
- Note** If an error more serious than the FALS(007) instruction (one with a higher error code) has occurred, A400 will contain the more serious error's error code.
3. The error code and the time/date that the error occurred will be written to the Error Log Area (A100 through A199).
 4. The ERR Indicator on the CPU Unit will be lit.
 5. If a word address has been specified in S, the ASCII message beginning at S will be registered (displayed on the Peripheral Device).

- Note 1** If an error that is more serious (including fatal system errors) than an error registered with this instruction occurs simultaneously, the error code of that error will be set in error code A400.
- 2 The end code for the message is the null character (00 hexadecimal). All 16 characters in words S to S+7 will be displayed if the null character is omitted.
 - 3 N must be between 0001 and 01FF. An error will occur and the Error Flag will be turned ON if N is outside of the specified range.

- 4 When a user-defined fatal error is registered, the I/O memory and output status from output units will be as indicated below.

		I/O memory	Output status from output units
IOM Hold Bit (A500.12).	ON	Hold	OFF
	OFF	Hold	OFF

● Generating Non-fatal System Errors



When FALS(007) is executed with N set to an FAL number (1 to 511) that is equal to the content of A529 (the system-generated FAL/FALS number), a fatal error will be generated with the error code and error details code specified in S and S+1. The following processing will be performed at the same time:

1. The specified error code will be written to A400.
2. The error code and the time that the error occurred will be written to the Error Log Area (A100 through A199).
3. The appropriate Auxiliary Area Flags are set based on the error code and error details.
4. The ERR Indicator on the CPU Unit will light and PLC operation will be stopped.

Note 1 The value of A529 (the system-generated FAL/FALS number) is a dummy FAL number (FAL and FALS numbers are shared.) used when a non-fatal error is generated intentionally by the system. This number is a dummy FAL number, so it is not reflected in the error code.

When it is necessary to generate two or more system errors, different errors can be generated by executing the FAL/FALS instructions more than once with the same values in A529 and N, but different values in S and S+1.

- 2 If a more serious error (including a system-generated fatal error or another FALS(007) error) occurs at the same time as the FALS(007) instruction, the more serious error's error code will be written to A400.
- 3 To clear a system error generated by FALS(007), turn the PLC OFF and then ON again. The PLC can be kept ON, but the same processing will be required to clear the error as if the specified error had actually occurred. Refer to *CP1E CPU Unit Hardware Operation Manual* or *CP1E CPU Unit Software Operation Manual* for details.
- 4 The following table shows how the IOM Hold Bit affects the status of I/O memory and the status of outputs on Output Units after a fatal system error has been generated with FALS(007).

		Status of I/O memory	Status of outputs on Output Units
IOM Hold Bit (A500.12)	ON	Retained	OFF
	OFF	Cleared	OFF

The following table shows how to specify error codes and error details in S and S+1

CP1E

Error name	S	S+1
	Error code	Error details
Memory Error	80F1 hex	Bits 00 to 09: Memory Error Location Bit 00: User program Bit 01: I/O memory Bit 04: PLC Setup Bits 2, 3, 5 to 15: Invalid
I/O Bus Error	80CA hex	CP1W Expansion I/O Unit, Expansion Unit #0A0A hex
Too Many I/O Points Error	80E1 hex	Bits 13 to 15: Error Cause Bits 00 to 12: Details <ul style="list-style-type: none"> The channel number of CP1W Expansion I/O Unit is too many. Bits 13 to 15: 001 Bits 00 to 12: All zeroes
Program Error	80F0 hex	Bits 08 to 15: Error Cause Bit 15: UM overflow error Bit 14: Illegal instruction error Bit 13: Differentiation overflow error Bit 12: Task error Bit 11: No END error Bit 10: Illegal access error Bit 09: Indirect DM BCD error Bit 08: Instruction error Bits 00 to 07: Invalid
Cycle Time Overrun Error	809F hex	#0000 hex

CP2E

Error	S	S+1
	Error code	Error details
Memory error	#80F1	Bit 00 to 09: Memory Error Location Bit 00: User program Bit 04: PLC Setup Bit 07: Routing table (CP2E N□□-type CPU Unit only) Bit 11: IP address table (CP2E N□□-type CPU Unit only) Bit 12: IP router table (CP2E N□□-type CPU Unit only) Bit 14: I/O Memory
I/O bus error	#80CA	#0A0A hex
Too many I/O points error	#80E1	#4000 hex
Program error	#80F0	Bit 08 to 15: Error causes Bit 15: UM Overflow Error Bit 14: Illegal instruction flag, incorrect object error Bit 13: Differentiation overflow flag Bit 12: Task error flag Bit 11: No END flag Bit 10: Illegal area access Error flag Bit 09: Indirect DM addressing BCD error flag Bit 08: Instruction processing error flag Bit 00 to 07: Invalid
Cycle time exceeded error	#809F	#0000 hex
Built-in Ethernet stop error (CP2E N□□-type CPU Unit only)	#80F0	- (not fixed)

● Displaying Messages with Fatal User-defined Errors

- If S is a word address, the ASCII message beginning at S will be displayed at the Programming Device when FALS(007) is executed. (If a message is not required, set S to a constant.)
- The message beginning at S will be registered when FALS(007) is executed. Once the message is registered, it will be displayed.
- An ASCII message up to 16 characters long can be stored in S through S+7. The leftmost (most significant) byte in each word is displayed first.
- The end code for the message is the null character (00 hexadecimal).
- All 16 characters in words S to S+7 will be displayed if the null character is omitted.
- If the contents of the words containing the message are changed after FALS(007) is executed, the message will change accordingly.

● Clearing FALS(007) Fatal System Errors

There are two ways to clear fatal system errors generated with FALS(007).

1. Turn the PLC OFF and then ON again.
2. When keeping the PLC ON, the system error must be cleared as if the specified error had actually occurred.

● Clearing FALS(007) User-defined Fatal Errors

To clear errors generated by FALS(007), first eliminate the cause of the error and then either clear the error from a Programming Device or turn the PLC OFF and then ON again.

Precaution

When a fatal system error is registered, if the IOM Hold Bit is OFF, I/O memory will be cleared.


Sample program

● Generating a User-defined Error

When CIO 0.00 is ON in the following example, FALS(007) will generate a fatal error with FAL number 31 and execute the following processes.

1. The FALS Error Flag (A401.06) will be turned ON.
2. The corresponding error code (C11F) will be written to A400.
3. The error code and the time/date that the error occurred will be written to the Error Log Area (A100 through A199).
4. The ERR Indicator on the CPU Unit will be lit.
5. The ASCII message in D100 to D107 will be displayed at the Peripheral Device.

Note If a message is not required, specify a constant for S.




Note A400 will contain the error code of the most serious of all of the errors that have occurred, including non-fatal and fatal system errors, as well as errors generated by FAL(006) and FAL(007).

● Generating a Non-fatal System Error

When CIO 0.00 is ON in the following example, FALS(007) will generate Memory Error (User program Error). In this case, dummy FAL number 10 is used and the corresponding value (80F1 hex) is stored in A529.



1. The specified error code (80F1) will be written to A400 if it is the most serious error.
2. The error code and the time/date that the error occurred will be written to the Error Log Area (A100 through A199).
3. The Memory Error Flag (A401.15) will be turned ON.
4. The CPU Unit's ERR Indicator will light and PLC operation will stop.
5. Memory Error has occurred.



Other Instructions

STC/CLC

Instruction	Mnemonic	Variations	Function code	Function
SET CARRY	STC	@STC	040	Sets the Carry Flag (CY).
CLEAR CARRY	CLC	@CLC	041	Turns OFF the Carry Flag (CY).

Symbol	STC	CLC
		

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Flags

Operand	Description	Data type	
		STC	CLC
Carry Flag	P_CY	ON	OFF

Function

● STC

When the execution condition is ON, STC(040) turns ON the Carry Flag (CY). Although STC(040) turns the Carry Flag ON, the flag will be turned ON/OFF by the execution of subsequent instructions which affect the Carry Flag.

ROL(027) and ROR(028) make use of the Carry Flag in their rotation shift operations.

● CLC

When the execution condition is ON, CLC(040) turns OFF the Carry Flag (CY). Although CLC(040) turns the Carry Flag OFF, the flag will be turned ON/OFF by the execution of subsequent instructions which affect the Carry Flag.

+C(402), +CL(403), +BC(406), +BCL(407), -C(412), -CL(413), -BC(416), and -BCL(417) make use of the Carry Flag in their addition operations. Use CLC(041) just before any of these instructions to prevent any influence from other preceding instructions.

ROL(027) and ROR(028) make use of the Carry Flag in their rotation shift operations.

Hint

The +(400), +L(401), +B(404), +BL(405), -(410), -L(411), -B(414), and -BL(415) instructions do not include the Carry Flag in their addition and subtraction operations. In general, use these instructions when performing addition or subtraction.

WDT

Instruction	Mnemonic	Variations	Function code	Function
EXTEND MAXIMUM CYCLE TIME	WDT	@WDT	094	Extends the maximum cycle time, but only for the cycle in which the instruction is executed. WDT(094) can be used to prevent errors for long cycle times when a longer cycle time is temporarily required for special processing.

Symbol	WDT	

Applicable Program Areas

Area	Function block definitions	Step program areas	Subroutines	Interrupt tasks
Usage	OK	OK	OK	OK

Operands

Operand	Description	Data type	Size
T	Timer setting	Constants only	1

T: Timer setting

Specifies the watchdog timer setting between 0000 and 0064 hexadecimal or between &0000 and &0100 decimal.

● Operand Specifications


Area	Word addresses							Indirect DM addresses		Con- stants	Registers			CF	Pulse bits	TR bits
	CIO	WR	HR	AR	T	C	DM	@DM	*DM		DR	IR	Indirect using IR			
T	---	---	---	---	---	---	---	---	---	OK	---	---	---	---	---	---

Flags

Operand	Description	Data type
Error Flag	P_ER	<ul style="list-style-type: none"> ON if the watchdog timer setting exceeds 1 second. OFF in all other cases.

Related PLC Setup Settings

● CX-Programmer settings



● PLC Setup settings

Name	Function	Settings
Watch cycle time	A Cycle Time Too Long error (fatal error) will be registered if the cycle time exceeds the maximum setting.	0: Default setting (1,000 ms) 1: User time setting
	Sets the maximum cycle time. (This setting is valid only when the first setting has been set to 1.)	0001 to 0FA0 (10 to 1,000 ms, 10-ms units)

- Note**
- The default value for the maximum cycle time is 1,000 ms, although it can be set anywhere from 10 to 1,000 ms in 10-ms units.
 - WDT(094) can be used more than once in a cycle. When WDT(094) is executed more than once the cycle time extensions are added together, although the total must not exceed 1,000 ms. If WDT(094) cannot be executed again if the cycle has already been extended to 1,000 ms.

Related Auxiliary Area Words and Bits


Name	Address	Operation
Cycle Time Too Long Flag	A401.08	ON when the present cycle time exceeds the maximum cycle time (watch cycle time) set in the PLC Setup. This is a fatal error which causes program execution to stop.
Maximum Cycle Time	A262 and A263	These words contain the maximum cycle time in 32-bit binary. This value is updated every cycle.
Present Cycle Time	A264 and A265	These words contain the present cycle time in 32-bit binary. This value is updated every cycle.

Function

WDT(094) extends the maximum cycle time for the cycle in which this instruction is executed. The watchdog timer setting in the PLC Setup is extended by an interval of $T \times 10$ ms (0 to 1,000 ms).

When it is likely that the cycle time will increase due to a temporary increase in processing data, this instruction can be used to prevent a cycle time error.

Sample program



Operation of WDT(094)

In this example, the watchdog timer setting is set to 500ms.

- When CIO 0.00 turns ON, the first WDT(094) instruction extends the cycle time by 300 ms (30×10 ms). Thus, the total cycle time is 800 ms at this point.
- When CIO 0.01 turns ON, the second WDT(094) instruction attempts to extend the cycle time by another 500 ms. Since the total cycle time (1,300 ms) exceeds the upper limit of 1,000 ms, the extra 300 ms is ignored. As a result, the second WDT(094) instruction actually extends the total cycle time by 200 ms.
- When CIO 0.02 turns ON, the third WDT(094) instruction attempts to extend the cycle time by another 10 ms. Since the total cycle time has already reached the upper limit of 1,000 ms, the third WDT(094) instruction is not executed.

3

Instruction Execution Times and Number of Steps

This section provides the execution times for all instructions used with a CP1E/CP2E CPU Unit.

3-1	Instruction Execution Times and Number of Steps	3-2
3-2	Function Block Instance Execution Time	3-13

3-1 Instruction Execution Times and Number of Steps

The following table lists the execution times for all instructions that are supported by the CPU Units.

The total execution time of instructions within one whole user program is the process time for program execution when calculating the cycle time (See note.).

Note User programs are allocated tasks that can be executed within cyclic tasks and interrupt tasks that satisfy interrupt conditions.

Execution times for most instructions differ depending on the CPU Unit used and the conditions when the instruction is executed.

The execution time can also vary when the execution condition is OFF.

The following table also lists the length of each instruction in the Length (steps) column. The number of steps required in the user program area for each instructions depends on the instruction and the operands used with it.

The number of steps in a program is not the same as the number of instructions.

Note 1 Most instructions are supported in differentiated form (indicated with \uparrow , \downarrow , $@$, and $\%$). Specifying differentiation will increase the execution times by the following amounts.

(Unit: μs)

Symbol	CP1E CPU Unit	CP2E CPU Unit
\uparrow or \downarrow	+4.0	+0.6
@ or %	+2.5	+0.4

2 Use the following time as a guideline when instructions are not executed

(Unit: μs)

CP1E CPU Unit	CP2E CPU Unit
1.4	0.19

Sequence Input Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
LOAD	LD	---	1	1.19	0.23	---
	ILD	---	2	10.26	2.57	---
LOAD NOT	LD NOT	---	1	1.19	0.23	---
	ILD NOT	---	2	10.26	2.57	---
AND	AND	---	1	1.19	0.23	---
	IAND	---	2	10.26	2.55	---
AND NOT	AND NOT	---	1	1.19	0.23	---
	IAND NOT	---	2	10.26	2.57	---
OR	OR	---	1	1.29	0.26	---
	IOR	---	2	10.36	2.62	---
OR NOT	OR NOT	---	1	1.29	0.26	---
	IOR NOT	---	2	10.36	2.62	---
AND LOAD	AND LD	---	1	0.60	0.16	---
OR LOAD	OR LD	---	1	0.60	0.16	---
NOT	NOT	520	1	0.80	0.16	---
CONDITION ON	UP	521	3	4.92	0.97	---
CONDITION OFF	DOWN	522	4	5.69	1.14	---
LOAD BIT TEST	LD TST	350	3	---	1.85	---
LOAD BIT TEST NOT	LD TSTN	351	3	---	1.85	---
AND BIT TEST	AND TST	350	3	---	1.85	---
AND BIT TEST NOT	AND TSTN	351	3	---	1.85	---
OR BIT TEST	OR TST	350	3	---	1.85	---
OR BIT TEST NOT	OR TSTN	351	3	---	1.85	---

Sequence Output Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
OUTPUT	OUT	---	1	1.61	0.30	---
	IOUT	---	2	38.06	11.39	---
OUTPUT NOT	OUT NOT	---	1	1.61	0.34	---
	IOUT NOT	---	2	38.06	11.46	---
KEEP	KEEP	011	1	4.72	0.34	---
DIFFERENTIATE UP	DIFU	013	2	4.12	0.94	---
DIFFERENTIATE DOWN	DIFD	014	2	4.19	0.93	---
SET	SET	---	1	2.69	0.41	---
	ISET	---	2	39.12	6.22	---
RESET	RSET	---	1	2.69	0.41	Word specified
	IRSET	---	2	39.12	6.23	---
MULTIPLE BIT SET	SETA	530	4	17.60	5.53	With 1-bit set
				253.5	49.37	With 1,000-bit set
MULTIPLE BIT RESET	RSTA	531	4	17.60	5.55	With 1-bit reset
				249.5	48.31	With 1,000-bit reset
SINGLE BIT SET	SETB	532	2	16.60	3.98	---
	ISETB		3	54.60	9.67	---
SINGLE BIT OUTPUT	RSTB	534	2	16.60	3.96	---
	IRSTB		3	54.60	9.67	---

Sequence Control Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μ s)		Conditions
				CP1E	CP2E	
END	END	001	1	4.6	1.27	---
NO OPERATION	NOP	000	1	1.2	0.18	---
INTERLOCK	IL	002	1	4.3	0.90	---
INTERLOCK CLEAR	ILC	003	1	4.3	0.90	---
MULTI-INTERLOCK DIFFERENTIATION HOLD	MILH	517	3	19.4	4.23	During interlock
				19.4	4.23	Not during interlock and interlock not set
				21.5	5.02	Not during interlock and interlock set
MULTI-INTERLOCK DIFFERENTIATION RELEASE	MILR	518	3	19.4	4.21	During interlock
				19.4	4.21	Not during interlock and interlock not set
				21.5	5.02	Not during interlock and interlock set
MULTI-INTERLOCK CLEAR	MILC	519	2	8.9	2.32	Interlock not cleared
				8.9	2.32	Interlock cleared
JUMP	JMP	004	2	6.1	2.78	---
JUMP END	JME	005	2	6.2	1.48	---
CONDITIONAL JUMP	CJP	510	2	10.1	2.93	When JMP condition is satisfied
FOR LOOP	FOR	512	2	9.7	2.85	Designating a constant
BREAK LOOP	BREAK	514	1	4.1	1.08	---
NEXT LOOP	NEXT	513	1	5.8	1.30	When loop is continued
				5.7	1.83	When loop is ended

Timer and Counter Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μ s)		Conditions
				CP1E	CP2E	
TIMER	TIM	---	3	11.6	2.49	---
	TIMX	550			2.48	When loop is continued
COUNTER	CNT	---	3	11.5	3.28	---
	CNTX	546			3.29	When loop is continued
HIGH-SPEED TIMER	TIMH	015	3	11.6	2.52	---
	TIMHX	551			2.37	When loop is continued
ONE-MS TIMER	TMHH	540	3	10.8	2.43	---
	TMHHX	552			2.43	---
ACCUMULATIVE TIMER	TTIM	087	3	22.7	6.42	---
				17.4	4.91	When resetting
	TTIMX	555	3	22.2	6.26	---
				17.4	4.90	When resetting
LONG TIMER	TIML	542	4	24.3	5.80	---
				20.4	5.33	When interlocking
	TIMLX	553	4	24.5	5.78	---
				22.2	5.20	When interlocking
REVERSIBLE COUNTER	CNTR	012	3	26.2	7.40	---
	CNTRX	548		25.4	7.30	---
RESET TIMER/ COUNTER	CNR	545	3	19.0	4.45	When resetting 1 word
				659.0	187.23	When resetting 256 words
	CNRX	547	3	19.0	4.45	When resetting 1 word
				659.0	187.23	When resetting 256 words

Comparison Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
Input Comparison Instructions (unsigned)	LD,AND,OR+=	300	4	9.3	1.61	---
	LD,AND,OR+<>	305			1.61	
	LD,AND,OR+<	310			1.61	
	LD,AND,OR+<=	315			1.61	
	LD,AND,OR+>	320			1.61	
	LD,AND,OR+>=	325			1.61	
Input Comparison Instructions (double, unsigned)	LD,AND,OR+=+L	301	4	10.8	1.92	---
	LD,AND,OR+<>+L	306			1.92	
	LD,AND,OR+<+L	311			1.92	
	LD,AND,OR+<=+L	316			1.92	
	LD,AND,OR+>+L	321			1.92	
	LD,AND,OR+>=+L	326			1.92	
Input Comparison Instructions (signed)	LD,AND,OR+=+S	302	4	9.4	2.04	---
	LD,AND,OR+<>+S	307			1.64	
	LD,AND,OR+<+S	312			1.64	
	LD,AND,OR+<=+S	317			1.64	
	LD,AND,OR+>+S	322			2.04	
	LD,AND,OR+>=+S	327			2.04	
Input Comparison Instructions (double, signed)	LD,AND,OR+=+SL	303	4	10.9	2.36	---
	LD,AND,OR+<>+SL	308			2.31	
	LD,AND,OR+<+SL	313			2.31	
	LD,AND,OR+<=+SL	318			2.31	
	LD,AND,OR+>+SL	323			2.36	
	LD,AND,OR+>=+SL	328			2.36	
Time Comparison Instructions	=DT	341	4	14.5	3.15	---
	<>DT	342	4	14.5	3.18	---
	<DT	343	4	14.4	3.19	---
	<=DT	344	4	14.4	3.19	---
	>DT	345	4	14.6	3.18	---
	>=DT	346	4	14.6	3.19	---
COMPARE	CMP	020	3	8.1	1.43	---
	ICMP	020	7	49.1	6.06	---
DOUBLE COMPARE	CMPL	060	3	9.5	1.75	---
SIGNED BINARY COMPARE	CPS	114	3	8.1	1.95	---
	ICPS	114	7	49.1	6.13	---
DOUBLE SIGNED BINARY COMPARE	CPSL	115	3	9.5	2.29	---
TABLE COMPARE	TCMP	085	4	61.1	14.27	---
UNSIGNED BLOCK COMPARE	BCMP	068	4	107.6	23.55	---
AREA RANGE COMPARE	ZCP	088	3	17.8	4.10	---
DOUBLE AREA RANGE COMPARE	ZCPL	116	3	20.1	4.70	---

Data Movement Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
MOVE	MOV	021	3	8.0	1.76	---
	!MOV	021	7	57.7	8.63	---
DOUBLE MOVE	MOVL	498	3	8.9	2.10	---
MOVE NOT	MVN	022	3	13.7	3.27	---
MOVE BIT	MOVB	082	4	21.4	4.97	---
MOVE DIGIT	MOVD	083	4	22.4	5.21	---
MULTIPLE BIT TRANSFER	XFRB	062	4	26.4	6.04	Transferring 1 word
				137.3	29.83	Transferring 255 bits
BLOCK TRANSFER	XFER	070	4	24.2	5.74	Transferring 1 word
				3747.7	737.62	Transferring 1,000 words
BLOCK SET	BSET	071	4	21.3	5.00	Setting 1 word
				2074.4	385.06	Setting 1,000 words
DATA EXCHANGE	XCHG	073	3	19.2	4.35	---
SINGLE WORD DISTRIBUTE	DIST	080	4	20.8	4.65	---
DATA COLLECT	COLL	081	4	20.6	4.65	---
MOVE TO REGISTER	MOVR	560	3	---	3.27	---
MOVE TIMER/COUNTER PV TO REGISTER	MOVRW	561	3	---	3.27	---

Data Shift Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SHIFT REGISTER	SFT	010	3	14.1	3.40	Shifting 1 word
				1076.0	29.50	Shifting 290 words
REVERSIBLE SHIFT REGISTER	SFTR	084	4	18.0	6.30	Shifting 1 word
				3784.4	802.37	Shifting 1,000 words
WORD SHIFT	WSFT	016	4	25.8	5.86	Shifting 1 word
				3783.9	785.80	Shifting 1,000 words
ARITHMETIC SHIFT LEFT	ASL	025	2	13.0	3.57	---
DOUBLE SHIFT LEFT	ASLL	570	2	---	3.57	---
ARITHMETIC SHIFT RIGHT	ASR	026	2	13.0	3.57	---
DOUBLE SHIFT RIGHT	ASRL	571	2	---	3.54	---
ROTATE LEFT	ROL	027	2	13.3	3.63	---
DOUBLE ROTATE LEFT	ROLL	572	2	---	3.75	---
ROTATE RIGHT	ROR	028	2	13.5	3.57	---
DOUBLE ROTATE RIGHT	RORL	573	2	---	3.77	---
ONE DIGIT SHIFT LEFT	SLD	074	3	21.8	4.97	Shifting 1 word
				3778.3	801.47	Shifting 1,000 words
ONE DIGIT SHIFT RIGHT	SRD	075	3	22.2	5.05	Shifting 1 word
				3778.6	798.54	Shifting 1,000 words
SHIFT N-BITS LEFT	NASL	580	3	19.5	5.05	---
DOUBLE SHIFT NBITS LEFT	NSLL	582	3	20.8	5.34	---
SHIFT N-BITS RIGHT	NASR	581	3	19.6	5.05	---
DOUBLE SHIFT NBITS RIGHT	NSRL	583	3	21.0	5.35	---

Increment/Decrement Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
INCREMENT BINARY	++	590	2	12.3	3.23	---
DOUBLE INCREMENT BINARY	++L	591	2	13.5	3.56	---
DECREMENT BINARY	--	592	2	12.3	3.24	---
DOUBLE DECREMENT BINARY	--L	593	2	13.6	3.59	---
INCREMENT BCD	++B	594	2	13.2	3.42	---
DOUBLE INCREMENT BCD	++BL	595	2	14.4	3.79	---
DECREMENT BCD	--B	596	2	13.2	3.42	---
DOUBLE DECREMENT BCD	--BL	597	2	14.5	3.76	---

Symbol Math Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SIGNED BINARY ADD WITHOUT CARRY	+	400	4	11.5	2.55	---
DOUBLE SIGNED BINARY ADD WITHOUT CARRY	+L	401	4	13.0	2.92	---
SIGNED BINARY ADD WITH CARRY	+C	402	4	11.7	2.61	---
DOUBLE SIGNED BINARY ADD WITH CARRY	+CL	403	4	13.2	2.96	---
BCD ADD WITHOUT CARRY	+B	404	4	20.6	4.61	---
DOUBLE BCD ADD WITHOUT CARRY	+BL	405	4	22.9	5.14	---
BCD ADD WITH CARRY	+BC	406	4	20.8	4.63	---
DOUBLE BCD ADD WITH CARRY	+BCL	407	4	23.1	5.19	---
SIGNED BINARY SUBTRACT WITHOUT CARRY	-	410	4	11.6	2.61	---
DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY	-L	411	4	13.2	2.98	---
SIGNED BINARY SUBTRACT WITH CARRY	-C	412	4	11.7	2.64	---
DOUBLE SIGNED BINARY SUBTRACT WITH CARRY	-CL	413	4	13.3	3.01	---
BCD SUBTRACT WITHOUT CARRY	-B	414	4	20.3	4.60	---
DOUBLE BCD SUBTRACT WITHOUT CARRY	-BL	415	4	23.6	5.19	---
BCD SUBTRACT WITH CARRY	-BC	416	4	20.5	4.65	---
DOUBLE BCD SUBTRACT WITH CARRY	-BCL	417	4	23.8	5.27	---
SIGNED BINARY MULTIPLY	*	420	4	18.4	4.19	---
DOUBLE SIGNED BINARY MULTIPLY	*L	421	4	23.9	5.53	---
UNSIGNED BINARY MULTIPLY	*U	422	4	---	4.30	---
DOUBLE UNSIGNED BINARY MULTIPLY	*UL	423	4	---	6.25	---
BCD MULTIPLY	*B	424	4	22.0	4.79	---
DOUBLE BCD MULTIPLY	*BL	425	4	33.2	7.01	---
SIGNED BINARY DIVIDE	/	430	4	19.8	4.47	---
DOUBLE SIGNED BINARY DIVIDE	/L	431	4	25.8	5.67	---
UNSIGNED BINARY DIVIDE	/U	432	4	---	4.49	---
DOUBLE UNSIGNED BINARY DIVIDE	/UL	433	4	---	5.69	---
BCD DIVIDE	/B	434	4	23.2	4.97	---
DOUBLE BCD DIVIDE	/BL	435	4	33.0	6.71	---

Conversion Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
BCD TO BINARY	BIN	023	3	15.1	3.63	---
DOUBLE BCD TO DOUBLE BINARY	BINL	058	3	16.7	3.91	---
BINARY TO BCD	BCD	024	3	15.1	3.59	---
DOUBLE BINARY TO DOUBLE BCD	BCDL	059	3	17.3	3.93	---
2'S COMPLEMENT	NEG	160	3	14.3	3.35	---
DATA DECODER	MLPX	076	4	19.6	4.68	Decoding 1 digit (4 to 16)
				31.0	7.12	Decoding 4 digits (4 to 16)
				79.4	16.49	Decoding 1 digit (8 to 256)
				138.2	28.84	Decoding 2 digits (8 to 256)
DATA ENCODER	DMPX	077	4	32.5	7.57	Encoding 1 digit (16 to 4)
				63.0	14.58	Encoding 4 digits (16 to 4)
				68.0	8.54	Encoding 1 digit (256 to 8)
				112.3	10.73	Encoding 2 digits (256 to 8)
ASCII CONVERT	ASC	086	4	22.8	5.48	Converting 1 digit into ASCII
				24.7	6.15	Converting 4 digits into ASCII
ASCII TO HEX	HEX	162	4	18.4	4.53	Converting 1 digit

Logic Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
LOGICAL AND	ANDW	034	4	18.6	4.26	---
DOUBLE LOGICAL AND	ANDL	610	4	20.4	4.68	---
LOGICAL OR	ORW	035	4	18.6	4.26	---
DOUBLE LOGICAL OR	ORWL	611	4	20.4	4.67	---
EXCLUSIVE OR	XORW	036	4	18.6	4.26	---
DOUBLE EXCLUSIVE OR	XORL	612	4	20.4	4.70	---
COMPLEMENT	COM	029	2	12.4	3.24	---
DOUBLE COMPLEMENT	COML	614	2	13.6	3.56	---

Special Math Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
ARITHMETIC PROCESS	APR	069	4	34.2	4.88	Designating SIN and COS
				25.9	7.56	Designating line-segment approximation
BIT COUNTER	BCNT	067	4	19.5	4.44	Counting 1 word

Floating-point Math Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
FLOATING TO 16-BIT	FIX	450	3	15.9	3.87	---
FLOATING TO 32-BIT	FIXL	451	3	16.2	3.75	---
16-BIT TO FLOATING	FLT	452	3	16.2	3.42	---
32-BIT TO FLOATING	FLTL	453	3	17.1	3.59	---
FLOATING-POINT ADD	+F	454	4	24.1	5.04	---
FLOATING-POINT SUBTRACT	-F	455	4	25.2	5.05	---
FLOATING-POINT DIVIDE	/F	457	4	25.0	5.21	---
FLOATING-POINT MULTIPLY	*F	456	4	24.4	5.21	---
Floating Symbol Comparison	LD,AND,OR+=F	329	3	11.6	2.34	---
	LD,AND,OR+<>F	330			1.98	---
	LD,AND,OR+<F	331			1.98	---
	LD,AND,OR+<=F	332			1.98	---
	LD,AND,OR+>F	333			1.99	---
	LD,AND,OR+>=F	334			1.99	---
FLOATING- POINT TO ASCII	FSTR	448	4	56.8	14.81	---
ASCII TO FLOATING-POINT	FVAL	449	3	42.9	9.95	---

Table Data Processing Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SWAP BYTES	SWAP	637	3	16.8	4.01	Swapping 1 word
				6250.0	1255.28	Swapping 1,000 words
FIND MAXIMUM	MAX	182	4	---	5.97	Comparing 1 word
				---	641.20	Comparing 1,000 words
FIND MINIMUM	MIN	183	4	---	5.99	Comparing 1 word
				---	641.99	Comparing 1,000 words
FRAME CHECKSUM	FCS	180	4	24.1	5.62	For 1-word table length
				2710.0	622.57	For 1,000-word table length

Data Control Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
PID CONTROL WITH AUTOTUNING	PIDAT	191	4	316.0	76.42	Initial execution of PID processing
				270.0	48.24	PID processing When sampling
				228.0	47.59	PID processing When not sampling
				275.5	53.81	Initial execution of autotuning
				276.0	50.04	Autotuning when sampling
TIME-PROPORTIONAL OUTPUT	TPO	685	4	5.8	3.52	OFF execution time
				40.8	12.36	ON execution time with duty designation or displayed output limit
				43.4	8.26	ON execution time with manipulated variable designation and output limit enabled
SCALING	SCL	194	4	24.8	7.61	---
SCALING 2	SCL2	486	4	20.2	6.46	---

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SCALING 3	SCL3	487	4	26.4	7.89	---
AVERAGE	AVG	195	4	24.2	8.23	Average of an operation
				225.5	47.15	Average of 64 operations

Subroutine Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SUBROUTINE CALL	SBS	091	2	6.6	4.38	---
SUBROUTINE ENTRY	SBN	092	2	2.6	1.10	---
SUBROUTINE RETURN	RET	093	1	3.1	1.20	---

Interrupt Control Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SET INTERRUPT MASK	MSKS	690	3	15.1	5.19	Set
				15.1	4.23	Reset
CLEAR INTERRUPT	CLI	691	3	14.9	3.22	Set
				18.0	3.22	Reset
DISABLE INTERRUPTS	DI	693	1	8.5	0.90	---
ENABLE INTERRUPTS	EI	694	1	8.9	0.88	---

High-speed Counter and Pulse Output Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
MODE CONTROL	INI	880	4	46.0	4.53	Starting high-speed counter comparison
				31.8	4.53	Stopping high-speed counter comparison
				48.7	10.80	Changing pulse output PV
				35.2	8.30	Changing high-speed counter PV
				27.2	10.67	Stopping pulse output
				13.0	4.67	Stopping PWM(891) output
HIGH-SPEED COUNTER PV READ	PRV	881	4	40.0	9.23	Reading pulse output PV
				35.0	8.11	Reading high-speed counter PV
				37.2	8.28	Reading pulse output status
				32.6	7.17	Reading high-speed counter status
				24.5	5.22	Reading PWM(891) status
				36.5	3.68	Reading high-speed counter range comparison results
				29.1	4.23	Reading frequency of high-speed counter 0

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
COMPARISON TABLE LOAD	CTBL	882	4	69.3	16.61	Registering target value table and starting comparison for 1 target value
				116.3	26.94	Registering target value table and starting comparison for 6 target values
				126.6	10.89	Registering range table and starting comparison
				46.3	10.73	Only registering target value table for 1 target value
				93.3	21.06	Only registering target value table for 6 target values
				122.5	26.89	Only registering range table
SPEED OUTPUT	SPED	885	4	69.2	19.50	Continuous mode
				74.0	21.23	Independent mode
SET PULSES	PULS	886	4	44.1	10.50	---
PULSE OUTPUT	PLS2	887	5	97.6	32.62	---
ACCELERATION CONTROL	ACC	888	4	75.6	29.62	Continuous mode
				82.8	35.37	Independent mode
ORIGIN SEARCH	ORG	889	3	52.2	15.89	Origin search
				126.8	20.08	Origin return
PULSE WITH VARIABLE DUTY FACTOR	PWM	891	4	28.9	9.44	---
INTERRUPT FEEDING	IFEED	892	4	---	31.50	---
LINEAR INTERPOLATION	ITPL	893	4	---	89.1	2-axes interpolation
				---	106.64	3-axes interpolation
				---	122.7	4-axes interpolation

Step Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
STEP DEFINE	STEP	008	2	10.5	3.13	Step control bit ON
				10.4	3.13	Step control bit OFF
STEP START	SNXT	009	2	9.6	2.82	---

I/O Unit Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
I/O REFRESH	IORF	097	3	170.7	114.11	Refreshing 1 input word for CP1W Expansion Unit
				146.6	123.25	Refreshing 1 output word for CP1W Expansion Unit
				1725.8	1245.43	Refreshing 12 input words for CP1W Expansion Unit
				1359.9	1354.20	Refreshing 12 output words for CP1W Expansion Unit
7-SEGMENT DECODER	SDEC	078	4	21.9	5.11	---
MATRIX INPUT	MTR	213	5	31.6	7.42	Data input value: 00
				31.6	7.42	Data input value: FF
7-SEGMENT DISPLAY OUTPUT	7SEG	214	5	27.1	8.28	4 digits
				30.8	9.32	8 digits

Serial Communications Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
TRANSMIT	TXD	236	4	25.0	7.65	Sending 1 byte
				25.0	7.65	Sending 256 bytes
RECEIVE	RXD	235	4	99.6	12.90	Storing 1 byte
				1113.3	339.00	Storing 256 bytes

Network Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
NETWORK SEND	SEND	090	4	---	8.60	Number of send words 499
NETWORK RECEIVE	RECV	098	4	---	8.70	Number of receive (send request) words 501
DELIVER COMMAND	CMND	490	4	---	9.32	Number of command data bytes 1006

Clock Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
CALENDAR ADD	CADD	730	4	56.6	14.71	---
CALENDAR SUBTRACT	CSUB	731	4	55.1	14.02	---
CLOCK ADJUSTMENT	DATE	735	2	29.9	8.22	---

Failure Diagnosis Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
FAILURE ALARM	FAL	006	3	55.6	32.21	Recording errors
				79.6	14.23	Deleting errors (in order of priority)
				61.6	15.54	Deleting errors (all errors)
				60.0	19.01	Deleting errors (individually)
SEVERE FAILURE ALARM	FALS	007	3	---	---	---

Other Instructions

Instruction	Mnemonic	FUN No.	Length (steps)	ON execution time (μs)		Conditions
				CP1E	CP2E	
SET CARRY	STC	040	1	32.6	0.67	---
CLEAR CARRY	CLC	041	1	3.9	0.67	---
EXTEND MAXIMUM CYCLE TIME	WDT	094	2	11.7	2.47	---

3-2 Function Block Instance Execution Time

Use the following equation to calculate the effect of instance execution on the cycle time when function block definitions have been created and the instances copied into the user program.

Effect of Instance Execution on Cycle Time = Startup time (A) + I/O parameter transfer processing time (B) + Execution time of instructions in function block definition (C)

The following table shows the length of time for A, B, and C.

Operation		CP2E CPU Unit
A	Startup time	Startup time not including I/O parameter transfer 54.37 μ s
B	I/O parameter transfer processing time The data type is indicated in parentheses.	1-bit (BOOL) input symbol or output symbol 9.74 μ s
		1-word (INT, UINT, WORD) input symbol or output symbol 5.4 μ s
		2-word (DINT, UDINT, DWORD, REAL) input symbol or output symbol 6.31 μ s
		4-word (LINT, ULINT, LWORD, LREAL) input symbol or output symbol 20.9 μ s
C	Function block definition instruction execution time	Total instruction processing time (same as standard user program)

Example:

Input variables with a 1-word data type (INT): 3

Output variables with a 1-word data type (INT): 2

Total instruction processing time in function block definition section: 10 μ s

Execution time for 1 instance = 54.37 μ s + (3 + 2) \times 5.4 μ s + 10 μ s = 91.37 μ s

Note The execution time is increased according to the number of multiple instances when the same function block definition has been copied to multiple locations.



Additional Information

Number of Function Block Program Steps

Use the following equation to calculate the number of program steps when function block definitions have been created and the instances copied into the user program.

Number of steps
 = Number of instances × (Call part size m + I/O parameter transfer part size n × Number of parameters) + Number of instruction steps in the function block definition p (See note.)

Note The number of instruction steps in the function block definition (p) will not be diminished in subsequent instances when the same function block definition is copied to multiple locations (i.e., for multiple instances). Therefore, in the above equation, the number of instances is not multiplied by the number of instruction steps in the function block definition (p).

Contents		CP2E CPU Units	
m	Call part	57 steps	
n	I/O parameter transfer part The data type is shown in parentheses.	1-bit (BOOL) input symbol or output symbol	6 steps
		1-word (INT, UINT, WORD) input symbol or output symbol	6 steps
		2-word (DINT, UDINT, DWORD, REAL) input symbol or output symbol	6 steps
		4-word (LINT, ULINT, LWORD, LREAL) input symbol or output symbol	12 steps
p	Number of instruction steps in function block definition	The total number of instruction steps (same as standard user program) + 27 steps.	

Example:

Input variables with a 1-word data type (INT): 5

Output variables with a 1-word data type (INT): 5

Function block definition section: 100 steps

Number of steps for 1 instance = 57 + (5 + 5) × 6 steps + 100 steps + 27 steps = 244 steps

4

Monitoring and Computing the Cycle Time

This section describes how to monitor and calculate the cycle time of a CP1E/CP2E CPU Unit that can be used in the programs.

4-1	Monitoring the Cycle Time	4-2
4-1-1	Monitoring the Cycle Time	4-2
4-2	Computing the Cycle Time	4-3
4-2-1	CPU Unit Operation Flowchart	4-3
4-2-2	Cycle Time Overview	4-4
4-2-3	I/O Refresh Times for PLC Units	4-5
4-2-4	Cycle Time Calculation Example	4-6
4-2-5	Increase in Cycle Time for Online Editing	4-6

4-1 Monitoring the Cycle Time

4-1-1 Monitoring the Cycle Time

The average, maximum, and minimum cycle times can be monitored when the CX-Programmer is connected online to a CPU Unit.

Monitoring the Average Value


While connected online to the PLC, the average cycle time is displayed in the status bar when the CPU Unit is in any mode other than PROGRAM mode.



Monitoring Maximum and Minimum Values

Select **PLC Setting - PLC Information - Cycle Time** from the PLC Menu.

The following PLC Cycle Time Dialog Box will be displayed.



The average (mean), maximum, and minimum cycle times will be displayed in order from the top.

Click the **Reset** Button to recalculate and display the cycle time values.



Additional Information


The cycle time present value and maximum value are stored in the following Auxiliary Area words.

- Cycle time present value (0.1-ms increments): A264 (lower bytes) and A265 (upper bytes)
- Maximum Cycle Time (0.1-ms increments): A262 (lower bytes) and A263 (upper bytes)

4-2 Computing the Cycle Time

4-2-1 CPU Unit Operation Flowchart

The CPU Unit processes data in repeating cycles from the overseeing processing up to peripheral servicing as shown in the following diagram.



4-2-2 Cycle Time Overview

The cycle time depends on the following conditions.

- Type and number of instructions in the user program (cyclic tasks and all interrupt tasks for which the execution conditions have been satisfied)
- Type and number of CP-series Expansion Units and Expansion I/O Units
- Minimum (constant) cycle time setting in the PLC Setup
- Use of peripheral USB, Ethernet and serial ports



Precautions for Correct Use

When the mode is switched from MONITOR mode to RUN mode, the cycle time may be extended by 10 ms (this will not, however, cause a cycle time exceeded error).

The cycle time is the total time required for the PLC to perform the operations given in the following tables.

Cycle time = (1) + (2) + (3) + (4) + (5)

(1) Overseeing

Operation	Processing time and fluctuation cause
Checks the I/O bus and user memory, checks for battery errors, etc.	CP1E: 0.4 ms min. CP2E N□□-type: 0.2 ms min. CP2E S□□-type: 0.15 ms min. CP2E E□□-type: 0.1 ms min.

(2) Program Execution

Operation	Processing time and fluctuation cause
Executes the instructions in the user program. The time required is the total of the executions times for all instructions.	Total instruction execution time.

(3) Cycle Time Calculation for Minimum Cycle Time

Operation	Processing time and fluctuation cause
Waits for the specified cycle time to elapse when a minimum (constant) cycle time has been set in the PLC Setup.	When a minimum cycle time is not set, the time for step 3 is approximately 0.
Calculates the cycle time.	When a minimum cycle time is set, the time for step 3 is the preset fixed cycle time minus the actual cycle time ((1) + (2) + (4) + (5)).

(4) I/O Refreshing

Operation	Processing time and fluctuation cause
CPU Unit built-in I/O, CPU Unit built-in analog I/O (NA-type only), CP-series Expansion Units and Expansion I/O Units	Outputs from the CPU Unit to the actual outputs are refreshed first for each Unit, and then inputs. I/O refresh time for each Unit multiplied by the number of Units used.

(5) Peripheral Servicing

Operation	Processing time and fluctuation cause
Services peripheral USB port	In this servicing, 8% of the previous cycle's cycle time (calculated in step (3)) will be allowed for peripheral servicing.
Services serial port (Built-in RS-232C port, built-in RS-485 port, serial option board)	
Services Ethernet port	

4-2-3 I/O Refresh Times for PLC Units

● I/O Refresh Times for Built-in Analog I/O (NA-type CPU Unit only)

Unit name	Model numbers	I/O refresh time per unit
NA-type CPU Unit	20-point I/O + Analog I/O CPU Unit CP1E-NA20D□-□	0.5 ms

Note No matter whether use analog I/O function or not, the I/O refresh time is the same.

● I/O Refresh Times for CP-series Expansion Units and Expansion I/O Units

Unit name	Model numbers	I/O refresh time per unit	
Expansion I/O Unit	8-point Input Unit	CP1W-8ED	0.14 ms
	8-point Output Unit	CP1W-8ER	0.06 ms
		CP1W-8ET	
		CP1W-8ET1	
	16-point Output Unit	CP1W-16ER	0.17 ms
		CP1W-16ET	
		CP1W-16ET1	
	20-point I/O Unit	CP1W-20EDR1	0.20 ms
		CP1W-20EDT	
		CP1W-20EDT1	
	32-point Output Unit	CP1W-32ER	0.33 ms
		CP1W-32ET	
		CP1W-32ET1	
	40-point I/O Unit	CP1W-40EDR	0.45 ms
CP1W-40EDT			
CP1W-40EDT1			
Expansion Unit	Analog Input Unit	CP1W-AD041	0.72 ms
		CP1W-AD042	0.87 ms
	Analog Output Unit	CP1W-DA021	0.33 ms
		CP1W-DA041	
		CP1W-DA042	
	Analog I/O Units	CP1W-MAD11	0.36 ms
		CP1W-MAD42	0.87 ms
		CP1W-MAD44	0.97 ms
	Temperature Sensor Unit	CP1W-TS001	0.30 ms
		CP1W-TS002	0.57 ms
		CP1W-TS003	0.67 ms
		CP1W-TS004	0.47 ms
		CP1W-TS101	0.30 ms
CP1W-TS102		0.57 ms	
CompoBus/S I/O Link Unit	CP1W-SRT21	0.20 ms	



Additional Information

The I/O refresh time for the built-in I/O of the CPU Unit is included in overseeing processing.

4-2-4 Cycle Time Calculation Example

The following example shows the method used to calculate the cycle time when Expansion I/O Units are connected to a CP1E / CP2E CPU Unit.

● Conditions

Item	Description	
CP1E CPU Unit	40-point I/O Unit CP1W-40EDR	1 Unit
Ladder diagram	5K steps	LD instructions: 2.5K steps OUT instructions: 2.5K steps
Peripheral USB port connection	Yes or no	
Minimum cycle time processing	None	
Serial port connection	None	
Other peripheral servicing	None	

● Calculation Example

Process name	Equation	Processing time	
		Peripheral USB port connected	Peripheral USB port not connected
(1)Overseeing	–	0.4 ms	0.4 ms
(2)Program execution	$1.19\mu\text{s}\times 2,500+1.61\mu\text{s}\times 2,500$	7.0 ms	7.0 ms
(3)Cycle time calculation	(Minimum cycle time not set.)	0 ms	0 ms
(4)I/O refreshing	0.45 ms	0.45 ms	0.45 ms
(5)Peripheral servicing	(Only peripheral USB port connected)	0.2 ms	0 ms
Cycle time	(1)+(2)+(3)+(4)+(5)	8.15 ms	7.85 ms

4-2-5 Increase in Cycle Time for Online Editing

When online editing is executed to change the program from the CX-Programmer while the CPU Unit is operating in MONITOR mode, the CPU Unit will momentarily suspend operation while the program is being changed. The cycle time is extended by the writing programs for the CPU Unit. And the schedule task will not be executed while the CPU Unit suspends operation.

The cycle time extension will be as follows:

CPU Unit	Increase in cycle time for online editing
CP1E CPU Unit	Maximum: 16 ms, Normal: 6 ms (for a program size of 8K steps)
CP2E CPU Unit	Maximum: 3.5 ms, Normal: 2.3 ms (for a program size of 10K steps)

When editing online, the cycle time will be extended and the schedule task execution may be delayed or become abnormal according to the editing that is performed.



Appendices

Alphabetical List of Instructions by Mnemonic	A-2
---	-----

Alphabetical List of Instructions by Mnemonic

A

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
ACC	ACCELERATION CONTROL	888	@ACC	---	---	2-350
AND	AND	---	@AND	%AND	!AND	2-9
AND LD	AND LOAD	---	---	---	---	2-13
AND NOT	AND NOT	---	---	---	!AND NOT	2-9
AND TST	AND BIT TEST	350	---	---	---	2-20
AND TSTN	AND BIT TEST NOT	351	---	---	---	2-20
AND<	AND LESS THAN	310	---	---	---	2-94
AND<=	AND LESS THAN OR EQUAL	315	---	---	---	2-94
AND<=F	AND FLOATING LESS THAN OR EQUAL	332	---	---	---	2-256
AND<=DT	AND TIME LESS THAN OR EQUAL	344	---	---	---	2-97
AND<=L	AND DOUBLE LESS THAN OR EQUAL	316	---	---	---	2-94
AND<=S	AND SIGNED LESS THAN OR EQUAL	317	---	---	---	2-94
AND<=SL	AND DOUBLE SIGNED LESS THAN OR EQUAL	318	---	---	---	2-94
AND<>	AND NOT EQUAL	305	---	---	---	2-94
AND<>DT	AND TIME NOT EQUAL	342	---	---	---	2-97
AND<>F	AND FLOATING NOT EQUAL	330	---	---	---	2-256
AND<>L	AND DOUBLE NOT EQUAL	306	---	---	---	2-94
AND<>S	AND SIGNED NOT EQUAL	307	---	---	---	2-94

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
AND<>SL	AND DOUBLE SIGNED NOT EQUAL	308	---	---	---	2-94
AND<DT	AND TIME LESS THAN	343	---	---	---	2-97
AND<F	AND FLOATING LESS THAN	331	---	---	---	2-256
AND<L	AND DOUBLE LESS THAN	311	---	---	---	2-94
AND<S	AND SIGNED LESS THAN	312	---	---	---	2-94
AND<SL	AND DOUBLE SIGNED LESS THAN	313	---	---	---	2-94
AND=	AND EQUAL	300	---	---	---	2-94
AND=DT	AND TIME EQUAL	341	---	---	---	2-97
AND=F	AND FLOATING EQUAL	329	---	---	---	2-256
AND=L	AND DOUBLE EQUAL	301	---	---	---	2-94
AND=S	AND SIGNED EQUAL	302	---	---	---	2-94
AND=SL	AND DOUBLE SIGNED EQUAL	303	---	---	---	2-94
AND>	AND GREATER THAN	320	---	---	---	2-94
AND>=	AND GREATER THAN OR EQUAL	325	---	---	---	2-94
AND>=DT	AND TIME GREATER THAN OR EQUAL	346	---	---	---	2-97
AND>=F	AND FLOATING GREATER THAN OR EQUAL	334	---	---	---	2-256
AND>=L	AND DOUBLE GREATER THAN OR EQUAL	326	---	---	---	2-94

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
AND>=S	AND SIGNED GREATER THAN OR EQUAL	327	---	---	---	2-94
AND>=SL	AND DBL SIGNED GREATER THAN OR EQUAL	328	---	---	---	2-94
AND>DT	AND TIME GREATER THAN	345	---	---	---	2-97
AND>F	AND FLOATING GREATER THAN	333	---	---	---	2-256
AND>L	AND DOUBLE GREATER THAN	321	---	---	---	2-94
AND>S	AND SIGNED GREATER THAN	322	---	---	---	2-94
AND>SL	AND DOUBLE SIGNED GREATER THAN	323	---	---	---	2-94
ANDL	DOUBLE LOGICAL AND	610	@ANDL	---	---	2-225
ANDW	LOGICAL AND	034	@ANDW	---	---	2-225
APR	ARITHMETIC PROCESS	069	@APR	---	---	2-233
ASC	ASCII CONVERT	086	@ASC	---	---	2-216
ASL	ARITHMETIC SHIFT LEFT	025	@ASL	---	---	2-142
ASLL	DOUBLE SHIFT LEFT	570	@ASL	---	---	2-142
ASR	ARITHMETIC SHIFT RIGHT	026	@ASR	---	---	2-144
ASRL	DOUBLE SHIFT RIGHT	571	@ASRL	---	---	2-144
AVG	AVERAGE	195	---	---	---	2-306

B

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
BCD	BINARY TO BCD	024	@BCD	---	---	2-202
BCDL	DOUBLE BINARY TO DOUBLE BCD	059	@BCDL	---	---	2-202
BCMP	BLOCK COMPARE	068	@BCMP	---	---	2-109
BCNT	BIT COUNTER	067	@BCNT	---	---	2-242
BIN	BCD TO BINARY	023	@BIN	---	---	2-200
BINL	DOUBLE BCD TO DOUBLE BINARY	058	@BINL	---	---	2-200
BREAK	BREAK LOOP	514	---	---	---	2-65
BSET	BLOCK SET	071	@BSET	---	---	2-125

C

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
CADD	CALENDAR ADD	730	@CADD	---	---	2-433
CJP	CONDITIONAL JUMP	510	---	---	---	2-59
CLC	CLEAR CARRY	041	@CLC	---	---	2-453
CLI	CLEAR INTERRUPT	691	@CLI	---	---	2-322
CMND	DELIVER COMMAND	490	@CMND	---	---	2-428
CMP	COMPARE	020	---	---	!CMP	2-101
CMPL	DOUBLE COMPARE	060	---	---	---	2-101
CNR	RESET TIMER/COUNTER	545	@CNR	---	---	2-92
CNRX	RESET TIMER/COUNTER	547	@CNRX	---	---	2-92
CNT	COUNTER	---	---	---	---	2-86
CNTR	REVERSIBLE COUNTER	012	---	---	---	2-89
CNTRX	REVERSIBLE COUNTER	548	---	---	---	2-89
CNTX	COUNTER	546	---	---	---	2-86
COLL	DATA COLLECT	081	@COLL	---	---	2-131
COM	COMPLEMENT	029	@COM	---	---	2-231

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
COML	DOUBLE COMPLEMENT	614	@COML	---	---	2-231
CPS	SIGNED BINARY COMPARE	114	---	---	!CPS	2-104
CPSL	DOUBLE SIGNED BINARY COMPARE	115	---	---	---	2-104
CSUB	CALENDAR SUBTRACT	731	@CSUB	---	---	2-433
CTBL	REGISTER-COMPARISON TABLE	882	@CTBL	---	---	2-334

D

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
DATE	CLOCK ADJUSTMENT	735	@DATE	---	---	2-438
DI	DISABLE INTERRUPTS	693	@DI	---	---	2-325
DIFD	DIFFERENTIATE DOWN	014	---	---	!DIFD	2-33
DIFU	DIFFERENTIATE UP	013	---	---	!DIFU	2-31
DIST	SINGLE WORD DISTRIBUTE	080	@DIST	---	---	2-129
DMPX	DATA ENCODER	077	@DMPX	---	---	2-211
DOWN	CONDITION OFF	522	---	---	---	2-17
DSW	DIGITAL SWITCH INPUT	210	---	---	---	2-384

E

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
EI	ENABLE INTERRUPTS	694	---	---	---	2-326
END	END	001	---	---	---	2-44

F

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
FAL	FAILURE ALARM	006	@FAL	---	---	2-440
FALS	SEVERE FAILURE ALARM	007	---	---	---	2-447
FCS	FRAME CHECKSUM	180	@FCS	---	---	2-274
FIX	FLOATING TO 16-BIT	450	@FIX	---	---	2-248
FIXL	FLOATING TO 32-BIT	451	@FIXL	---	---	2-248
FLT	16-BIT TO FLOATING	452	@FLT	---	---	2-250
FTL	32-BIT TO FLOATING	453	@FTL	---	---	2-250
FOR	---	512	---	---	---	2-62
FSTR	FLOATING-POINT TO ASCII	448	@FSTR	---	---	2-259
FVAL	ASCII TO FLOATING-POINT	449	@FVAL	---	---	2-264

H

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
HEX	ASCII TO HEX	162	@HEX	---	---	2-220

I

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
IFEED	INTERRUPT FEEDING	892	@IFEED	---	---	2-360
IL	INTERLOCK	002	---	---	---	2-46
ILC	INTERLOCK CLEAR	003	---	---	---	2-46
INI	MODE CONTROL	880	@INI	---	---	2-327
IORF	I/O REFRESH	097	@IORF	---	---	2-379
ITPL	LINEAR INTERPOLATION	893	@ITPL	---	---	2-363

J

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
JME	JUMP END	005	---	---	---	2-59
JMP	JUMP	004	---	---	---	2-59

K

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
KEEP	KEEP	011	---	---	!KEEP	2-27

L

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
LD	LOAD	---	@LD	%LD	!LD	2-7
LD=DT	LOAD DATE EQUAL	341	---	---	---	2-97
LD=S	LOAD SIGNED EQUAL	302	---	---	---	2-94
LD NOT	LOAD NOT	---	---	---	!LD NOT	2-7
LD TST	LOAD BIT TEST	350	---	---	---	2-18
LD TSTN	LOAD BIT TEST NOT	351	---	---	---	2-18
LD<	LOAD LESS THAN	310	---	---	---	2-94
LD<=	LOAD LESS THAN OR EQUAL	315	---	---	---	2-94
LD<=DT	LOAD DATE LESS THAN OR EQUAL	344	---	---	---	2-97
LD<=F	LOAD FLOATING LESS THAN OR EQUAL	332	---	---	---	2-256
LD<=L	LOAD DOUBLE LESS THAN OR EQUAL	316	---	---	---	2-94
LD<=S	LOAD SIGNED LESS THAN OR EQUAL	317	---	---	---	2-94
LD<=SL	LOAD DOUBLE SIGNED LESS THAN OR EQUAL	318	---	---	---	2-94
LD<>	LOAD NOT EQUAL	305	---	---	---	2-94
LD<>DT	LOAD DATE NOT EQUAL	342	---	---	---	2-97

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
LD<>F	LOAD FLOATING NOT EQUAL	330	---	---	---	2-256
LD<>L	LOAD DOUBLE NOT EQUAL	306	---	---	---	2-94
LD<>S	LOAD SIGNED NOT EQUAL	307	---	---	---	2-94
LD<>SL	LOAD DOUBLE SIGNED NOT EQUAL	308	---	---	---	2-94
LD<DT	LOAD DT LESS THAN	343	---	---	---	2-97
LD<F	LOAD FLOATING LESS THAN	331	---	---	---	2-256
LD<L	LOAD DOUBLE LESS THAN	311	---	---	---	2-94
LD<S	LOAD SIGNED LESS THAN	312	---	---	---	2-94
LD<SL	LOAD DOUBLE SIGNED LESS THAN	313	---	---	---	2-94
LD=	LOAD EQUAL	300	---	---	---	2-94
LD=F	LOAD FLOATING EQUAL	329	---	---	---	2-256
LD=L	LOAD DOUBLE EQUAL	301	---	---	---	2-94
LD=SL	LOAD DOUBLE SIGNED EQUAL	303	---	---	---	2-94
LD>	LOAD GREATER THAN	320	---	---	---	2-94
LD>=	LOAD GREATER THAN OR EQUAL	325	---	---	---	2-94
LD>=DT	LOAD DATE GREATER THAN OR EQUAL	346	---	---	---	2-97
LD>=F	LOAD FLOATING GREATER THAN OR EQUAL	334	---	---	---	2-256
LD>=L	LOAD DOUBLE GREATER THAN OR EQUAL	326	---	---	---	2-94

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
LD>=S	LOAD SIGNED GREATER THAN OR EQUAL	327	---	---	---	2-94
LD>=SL	LOAD DBL SIGNED GREATER THAN OR EQUAL	328	---	---	---	2-94
LD>DT	LOAD DATE GREATER THAN	345	---	---	---	2-97
LD>F	LOAD FLOATING GREATER THAN	333	---	---	---	2-256
LD>L	LOAD DOUBLE GREATER THAN	321	---	---	---	2-94
LD>S	LOAD SIGNED GREATER THAN	322	---	---	---	2-94
LD>SL	LOAD DOUBLE SIGNED GREATER THAN	323	---	---	---	2-94

M

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
MAX	FIND MAXIMUM	182	@MAX	---	---	2-270
MILC	MULTI-INTERLOCK CLEAR	519	---	---	---	2-50
MILH	MULTI-INTERLOCK DIFFERENTIATION HOLD	517	---	---	---	2-50
MILR	MULTI-INTERLOCK DIFFERENTIATION RELEASE	518	---	---	---	2-50
MIN	FIND MINIMUM	183	@MIN	---	---	2-270
MLPX	DATA DECODER	076	@MLPX	---	---	2-206
MOV	MOVE	021	@MOV	---	!MOV	2-114
MOVB	MOVE BIT	082	@MOVB	---	---	2-117
MOVD	MOVE DIGIT	083	@MOVD	---	---	2-119
MOVL	DOUBLE MOVE	498	@MOVL	---	---	2-114

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
MOVR	MOVE TO REGISTER	560	@MOVR	---	---	2-133
MOVRW	MOVE TIMER/COUNTER PV TO REGISTER	561	@MOVRW	---	---	2-133
MSKS	SET INTERRUPT MASK	690	@MSKS	---	---	2-319
MTR	MATRIX INPUT	213	---	---	---	2-388
MVN	MOVE NOT	022	@MVN	---	---	2-114

N

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
NASL	SHIFT N-BITS LEFT	580	@NASL	---	---	2-152
NASR	SHIFT N-BITS RIGHT	581	@NASR	---	---	2-155
NEG	2'S COMPLEMENT	160	@NEG	---	---	2-204
NEXT	---	513	---	---	---	2-62
NOP	NO OPERATION	000	---	---	---	2-45
NOT	NOT	520	---	---	---	2-16
NSLL	DOUBLE SHIFT N-BITS LEFT	582	@NSLL	---	---	2-152
NSRL	DOUBLE SHIFT N-BITS RIGHT	583	@NSRL	---	---	2-155

O

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
OR	OR	---	@OR	%OR	!OR	2-11
ORG	ORIGIN SEARCH	889	@ORG	---	---	2-355
OR LD	OR LOAD	---	---	---	---	2-13
OR NOT	OR NOT	---	---	---	!OR NOT	2-11
OR TST	OR BIT TEST	350	---	---	---	2-22
OR TSTN	OR BIT TEST NOT	351	---	---	---	2-22
OR<	OR LESS THAN	310	---	---	---	2-94
OR<=	OR LESS THAN OR EQUAL	315	---	---	---	2-94
OR<=DT	OR DATE LESS THAN OR EQUAL	344	---	---	---	2-97

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
OR<=F	OR FLOATING LESS THAN OR EQUAL	332	---	---	---	2-256
OR<=L	OR DOUBLE LESS THAN OR EQUAL	316	---	---	---	2-94
OR<=S	OR SIGNED LESS THAN OR EQUAL	317	---	---	---	2-94
OR<=SL	OR DOUBLE SIGNED LESS THAN OR EQUAL	318	---	---	---	2-94
OR<>	OR NOT EQUAL	305	---	---	---	2-94
OR<>DT	OR DATE NOT EQUA	342	---	---	---	2-97
OR<>F	OR FLOATING NOT EQUAL	330	---	---	---	2-256
OR<>L	OR DOUBLE NOT EQUAL	306	---	---	---	2-94
OR<>S	OR SIGNED NOT EQUAL	307	---	---	---	2-94
OR<>SL	OR DOUBLE SIGNED NOT EQUAL	308	---	---	---	2-94
OR<DT	OR DATE LESS THAN	343	---	---	---	2-97
OR<F	OR FLOATING LESS THAN	331	---	---	---	2-256
OR<L	OR DOUBLE LESS THAN	311	---	---	---	2-94
OR<S	OR SIGNED LESS THAN	312	---	---	---	2-94
OR<SL	OR DOUBLE SIGNED LESS THAN	313	---	---	---	2-94
OR=	OR EQUAL	300	---	---	---	2-94
OR=DT	OR DATE EQUAL	341	---	---	---	2-97
OR=F	OR FLOATING EQUAL	329	---	---	---	2-256
OR=L	OR DOUBLE EQUAL	301	---	---	---	2-94
OR=S	OR SIGNED EQUAL	302	---	---	---	2-94
OR=SL	OR DOUBLE SIGNED EQUAL	303	---	---	---	2-94

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
OR>	OR GREATER THAN	320	---	---	---	2-94
OR>=	OR GREATER THAN OR EQUAL	325	---	---	---	2-94
OR>=DT	OR DATE GREATER THAN OR EQUAL	346	---	---	---	2-97
OR>=F	OR FLOATING GREATER THAN OR EQUAL	334	---	---	---	2-256
OR>=L	OR DOUBLE GREATER THAN OR EQUAL	326	---	---	---	2-94
OR>=S	OR SIGNED GREATER THAN OR EQUAL	327	---	---	---	2-94
OR>=SL	OR DBL SIGNED GREATER THAN OR EQUAL	328	---	---	---	2-94
OR>DT	OR DATE GREATER THAN	345	---	---	---	2-97
OR>F	OR FLOATING GREATER THAN	333	---	---	---	2-256
OR>L	OR DOUBLE GREATER THAN	321	---	---	---	2-94
OR>S	OR SIGNED GREATER THAN	322	---	---	---	2-94
OR>SL	OR DOUBLE SIGNED GREATER THAN	323	---	---	---	2-94
ORW	LOGICAL OR	035	@ORW	---	---	2-227
ORWL	DOUBLE LOGICAL OR	611	@ORWL	---	---	2-227
OUT	OUTPUT	---	---	---	IOUT	2-24
OUT NOT	OUTPUT NOT	---	---	---	IOUT NOT	2-24

P

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
PIDAT	PID CONTROL WITH AUTO-TUNING	191	---	---	---	2-276
PLS2	PULSE OUTPUT	887	@PLS2	---	---	2-344
PRV	HIGH-SPEED-COUNTER PV READ	881	@PRV	---	---	2-330
PULS	SET PULSES	886	@PULS	---	---	2-342
PWM	PULSE WITH VARIABLE DUTY FACTOR	891	@PWM	---	---	2-358

R

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
RECV	NETWORK RECEIVE	098	@RECV	---	---	2-425
RET	SUBROUTINE RETURN	093	---	---	---	2-314
ROL	ROTATE LEFT	027	@ROL	---	---	2-135
ROLL	DOUBLE ROTATE LEFT	572	@ROLL	---	---	2-146
ROR	ROTATE RIGHT	028	@ROR	---	---	2-137
RORL	DOUBLE ROTATE RIGHT	573	@RORL	---	---	2-148
RSET	RESET	---	@RSET	%RSET	!RSET	2-35
RSTA	MULTIPLE BIT RESET	531	@RSTA	---	---	2-37
RSTB	SINGLE BIT RESET	533	@RSTB	---	!RSTB	2-39
RXD	RECEIVE	235	@RXD	---	---	2-401

S

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
SBN	SUBROUTINE ENTRY	092	---	---	---	2-314
SBS	SUBROUTINE CALL	091	@SBS	---	---	2-309
SCL	SCALING	194	@SCL	---	---	2-295
SCL2	SCALING 2	486	@SCL2	---	---	2-299
SCL3	SCALING 3	487	@SCL3	---	---	2-303

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
SDEC	7-SEGMENT DECODER	078	@SDEC	---	---	2-381
SEND	NETWORK SEND	090	@SEND	---	---	2-421
SET	SET	---	@SET	%SET	!SET	2-35
SETA	MULTIPLE BIT SET	530	@SETA	---	---	2-37
SETB	SINGLE BIT SET	532	@SETB	---	!SETB	2-39
SFT	SHIFT REGISTER	010	---	---	---	2-136
SFTR	REVERSIBLE SHIFT REGISTER	084	@SFTR	---	---	2-138
SLD	ONE DIGIT SHIFT LEFT	074	@SLD	---	---	2-150
SNXT	STEP START	009	---	---	---	2-369
SPED	SPEED OUTPUT	885	@SPED	---	---	2-338
SRD	ONE DIGIT SHIFT RIGHT	075	@SRD	---	---	2-150
STC	SET CARRY	040	@STC	---	---	2-453
STEP	STEP DEFINE	008	---	---	---	2-369
SWAP	SWAP BYTES	637	@SWAP	---	---	2-268

T

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
TCMP	TABLE COMPARE	085	@TCMP	---	---	2-107
TIM	HUNDREDS-TIMER	---	---	---	---	2-72
TIMH	TEN-MS TIMER	015	---	---	---	2-75
TIMHX	TEN-MS TIMER	551	---	---	---	2-75
TIML	LONG TIMER	542	---	---	---	2-83
TIMLX	LONG TIMER	553	---	---	---	2-83
TIMX	HUNDREDS-TIMER	550	---	---	---	2-72
TMHH	ONE-MS TIMER	540	---	---	---	2-78
TMHHX	ONE-MS TIMER	552	---	---	---	2-78
TPO	TIME-PROPORTIONAL OUTPUT	685	---	---	---	2-288
TR	TR Bits	---	---	---	---	2-26

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
TTIM	ACCUMULATIVE TIMER	087	---	---	---	2-80
TTIMX	ACCUMULATIVE TIMER	555	---	---	---	2-80
TXD	TRANSMIT	236	@TXD	---	---	2-396

U

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
UP	CONDITION ON	521	---	---	---	2-17

W

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
WDT	EXTEND MAXIMUM-CYCLE TIME	094	@WDT	---	---	2-454
WSFT	WORD SHIFT	016	@WSFT	---	---	2-140

X

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
XCHG	DATA EXCHANGE	073	@XCHG	---	---	2-127
XFER	BLOCK TRANSFER	070	@XFER	---	---	2-123
XFRB	MULTIPLE BIT TRANSFER	062	@XFRB	---	---	2-121
XORL	DOUBLE EXCLUSIVE OR	612	@XORL	---	---	2-229
XORW	EXCLUSIVE OR	036	@XORW	---	---	2-229

Z

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
ZCP	AREA RANGE COMPARE	088	---	---	---	2-111
ZCPL	DOUBLE AREA RANGE-COMPARE	116	---	---	---	2-111

Symbol

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
7SEG	7-SEGMENT DISPLAY OUTPUT	214	---	---	---	2-392
+	SIGNED BINARY ADDWITHOUT CARRY	400	@+	---	---	2-169
++	INCREMENT BINARY	590	@++	---	---	2-158
++B	INCREMENT BCD	594	@++B	---	---	2-164
++BL	DOUBLE INCREMENT BCD	595	@++BL	---	---	2-164
++L	DOUBLE INCREMENTBINARY	591	@++L	---	---	2-158
+B	BCD ADD WITHOUT CARRY	404	@+B	---	---	2-173
+BC	BCD ADD WITH CARRY	406	@+BC	---	---	2-175
+BCL	DOUBLE BCD ADD WITH-CARRY	407	@+BCL	---	---	2-175
+BL	DOUBLE BCD ADD WITHOUT-CARRY	405	@+BL	---	---	2-173
+C	SIGNED BINARY ADD WITH-CARRY	402	@+C	---	---	2-171
+CL	DOUBLE SIGNED BINARY-ADD WITH CARRY	403	@+CL	---	---	2-171
+F	FLOATING-POINT ADD	454	@+F	---	---	2-252

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
+L	DOUBLE SIGNED BINARY ADD WITHOUT CARRY	401	@+L	---	---	2-169
-	SIGNED BINARY SUBTRACT WITHOUT CARRY	410	@-	---	---	2-177
--	DECREMENT BINARY	592	@--	---	---	2-161
--B	DECREMENT BCD	596	@--B	---	---	2-167
--BL	DOUBLE DECREMENT BCD	597	@--BL	---	---	2-167
--L	DECREMENT BINARY	593	@--L	---	---	2-161
-B	BCD SUBTRACT WITHOUT CARRY	414	@-B	---	---	2-183
-BC	BCD SUBTRACT WITH CARRY	416	@-BC	---	---	2-186
-BCL	DOUBLE BCD SUBTRACT WITH CARRY	417	@-BCL	---	---	2-186
-BL	DOUBLE BCD SUBTRACT WITHOUT CARRY	415	@-BL	---	---	2-183
-C	SIGNED BINARY SUBTRACT WITH CARRY	412	@-C	---	---	2-181
-CL	DOUBLE SIGNED BINARY SUBTRACT WITH CARRY	413	@-CL	---	---	2-181
-F	FLOATING-POINT SUBTRACT	455	@-F	---	---	2-252
-L	DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY	411	@-L	---	---	2-177
*	SIGNED BINARY MULTIPLY	420	@*	---	---	2-188
*B	BCD MULTIPLY	424	@*B	---	---	2-192

Mnemonic	Instruction	FUN No.	Upward differentiation	Downward differentiation	Immediate refreshing specification	Page
*BL	DOUBLE BCD MULTIPLY	425	@*BL	---	---	2-192
*F	FLOATING-POINT MULTIPLY	456	@*F	---	---	2-252
*L	DOUBLE SIGNED BINARY MULTIPLY	421	@*L	---	---	2-188
*U	UNSIGNED BINARY MULTIPLY	422	@*U	---	---	2-190
*UL	DOUBLE UNSIGNED BINARY MULTIPLY	423	@*UL	---	---	2-190
/	SIGNED BINARY DIVIDE	430	@/	---	---	2-194
/B	BCD DIVIDE	434	@/B	---	---	2-198
/BL	DOUBLE BCD DIVIDE	435	@/BL	---	---	2-198
/F	FLOATING-POINT DIVIDE	457	@/F	---	---	2-252
/L	DOUBLE SIGNED BINARY DIVIDE	431	@/L	---	---	2-194
/U	UNSIGNED BINARY DIVIDE	432	@/U	---	---	2-196
/UL	DOUBLE UNSIGNED BINARY DIVIDE	433	@/UL	---	---	2-196


ASCII Code Table

		Four leftmost bits															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Four rightmost bits	0			sp	0	@	P	'	p					一	タ	ミ	
	1			!	1	A	Q	a	q					。	ア	チ	ム
	2			"	2	B	R	b	r					「	イ	ツ	メ
	3			#	3	C	S	c	s					」	ウ	テ	モ
	4			\$	4	D	T	d	t					、	エ	ト	ヤ
	5			%	5	E	U	e	u					・	オ	ナ	ユ
	6			&	6	F	V	f	v					ヲ	カ	ニ	ヨ
	7			'	7	G	W	g	w					ア	キ	ヌ	ラ
	8			(8	H	X	h	x					イ	ク	ネ	リ
	9)	9	I	Y	i	y					ウ	ケ	ノ	ル
	A			*	:	J	Z	j	z					エ	コ	ハ	レ
	B			+	;	K	[k	{					オ	サ	ヒ	ロ
	C			,	<	L	¥	l						ヤ	シ	フ	ワ
	D			-	=	M]	m	}					ユ	ス	ヘ	ン
	E			.	>	N	^	n	~					ヨ	セ	ホ	ン
	F			/	?	O	_	o						ツ	ソ	マ	ン

Revision History

A manual revision code appears as a suffix to the catalog number on the front cover of the manual.

Cat. No. W483-E1-08



Revision code	Date	Revised content
01	March 2009	Original production
02	June 2009	Errors were corrected.
03	January 2010	Information added on E10/14, N14/60 and NA20 CPU Units.
04	June 2010	CP1W-DA021 added for CP-series Expansion Units.
05	November 2012	Errors were corrected.
06	November 2014	CP1W-AD042 Analog Input Units, CP1W-DA042 Analog Output Units, CP1W-MAD42/MAD44 Analog I/O Units and CP1W-TS003/TS004 Temperature Sensor Units added for CP-series Expansion Units.
07	September 2019	Added the CP2E CPU Units. Added the following instructions. <ul style="list-style-type: none">• Sequence Input Instructions: LD TST / LD TSTN, AND TST / AND TSTN, OR TST / OR TSTN• Data Movement Instructions: MOVR / MOVRW• Data Shift Instructions: ASLL, ASRL, ROLL, RORL• Symbol Math Instructions: /U, /UL, *U, *UL• Table Data Processing Instructions: MAX/MIN• High-speed Counter / Pulse Output Instructions: IFEED, ITPL• Network Instructions: SEND, RECV, CMND
08	August 2023	<ul style="list-style-type: none">• Errors were corrected.• Added descriptions.

OMRON Corporation Industrial Automation Company

Kyoto, JAPAN

Contact : www.ia.omron.com

Regional Headquarters

OMRON EUROPE B.V.

Wegalaan 67-69, 2132 JD Hoofddorp
The Netherlands
Tel: (31) 2356-81-300 Fax: (31) 2356-81-388

OMRON ELECTRONICS LLC

2895 Greenspoint Parkway, Suite 200
Hoffman Estates, IL 60169 U.S.A.
Tel: (1) 847-843-7900 Fax: (1) 847-843-7787

OMRON ASIA PACIFIC PTE. LTD.

438B Alexandra Road, #08-01/02 Alexandra
Technopark, Singapore 119968
Tel: (65) 6835-3011 Fax: (65) 6835-3011

OMRON (CHINA) CO., LTD.

Room 2211, Bank of China Tower,
200 Yin Cheng Zhong Road,
PuDong New Area, Shanghai, 200120, China
Tel: (86) 21-6023-0333 Fax: (86) 21-5037-2388

Authorized Distributor:

©OMRON Corporation 2009-2023 All Rights Reserved.
In the interest of product improvement,
specifications are subject to change without notice.

Cat. No. W483-E1-08 0823