FQM1 Series

FQM1-CM002
FQM1-MMP22
FQM1-MMA22
Flexible Motion Controller

## INSTRUCTIONS REFERENCE MANUAL

## FQM1 Series

FQM1-CM002
FQM1-MMP22
FQM1-MMA22
Flexible Motion Controller Instructions Reference Manual

Revised April 2008

## Notice:

OMRON products are manufactured for use according to proper procedures by a qualified operator and only for the purposes described in this manual.
The following conventions are used to indicate and classify precautions in this manual. Always heed the information provided with them. Failure to heed precautions can result in injury to people or damage to property.

Indicates an imminently hazardous situation which, if not avoided, will result in death or serious injury. Additionally, there may be severe property damage.

Indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury. Additionally, there may be severe property damage.

[^0]
## OMRON Product References

All OMRON products are capitalized in this manual. The word "Unit" is also capitalized when it refers to an OMRON product, regardless of whether or not it appears in the proper name of the product.

The abbreviation "Ch," which appears in some displays and on some OMRON products, often means "word" and is abbreviated "Wd" in documentation in this sense.
The abbreviation "CM" means Coordinator Module and the abbreviation "MM" means Motion Control Module.

## Visual Aids

The following headings appear in the left column of the manual to help you locate different types of information.

Note Indicates information of particular interest for efficient and convenient operation of the product.

1,2,3... 1. Indicates lists of one sort or another, such as procedures, checklists, etc.

## OMRON, 2005

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form, or by any means, mechanical, electronic, photocopying, recording, or otherwise, without the prior written permission of OMRON.

No patent liability is assumed with respect to the use of the information contained herein. Moreover, because OMRON is constantly striving to improve its high-quality products, the information contained in this manual is subject to change without notice. Every precaution has been taken in the preparation of this manual. Nevertheless, OMRON assumes no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained in this publication.

## Unit Versions of FQM1 Series Flexible Motion Controller

## Unit Versions

Notation of Unit Versions on Products

The FQM1 Series Controllers have "unit versions", which are used to manage the differences in functionality associated with upgrades to the Coordinator Modules and Motion Control Modules.

The unit version is listed just to the right of the lot number on the nameplate of the Module, as shown below.


Unit Versions and Model Numbers

| Name | Unit Ver. 2.0 | Unit Ver. 3.0 |
| :--- | :--- | :--- |
| Coordinator Module | FQM1-CM001 | FQM1-CM002 |
| Motion Control Module | FQM1-MMA21 | FQM1-MMA22 |
|  | FQM1-MMP21 | FQM1-MMP22 |

Note The Ver. 2.0 Modules (FQM1-CM001, FQM1-MMA21, and FQM1-MMP21) can be used together with the Ver. 3.0 Modules (FQM1-CM002, FQM1MMA22, and FQM1-MMP22).

## Version Upgrade Guide

## ■ Functional Improvements from Version 3.0 to Version 3.1

| Previous version (unit version 3.0) | Unit version 3.1 or later |
| :--- | :--- |
| Not UL listed | UL listed |
|  | Note: For an FQM1-series Controller to conform to |
| the UL listing, the system must be configured with an |  |
| XW2B-80J7-1A Relay Unit and XW2Z- $\square \square \square \mathrm{J}-\mathrm{A} \square \square$ |  |
|  | Connecting Cable. |

## ■ Functional Improvements from Version 3.1 to Version 3.2

| Previous version (unit version 3.1) | Unit version 3.2 or later |
| :---: | :---: |
| Not in previous version | When PULS(886) is used in electronic cam mode (ring), the pulse output can be set to pass through 0 in the CW direction or CCW direction. |
| When PULS(886) is used in electronic cam mode (linear or ring), the user set the present operation's reference position and pulse output frequency in the instruction's operands. | When PULS(886) is used in electronic cam mode (linear or ring), a new option can be selected to automatically calculate the pulse output frequency based on the previous reference value and the present operation's reference value. |
| Not in previous version | Two cyclic refreshing areas (up to 25 words each for output and input) can be added. These areas are primarily used as interface areas between the Coordinator Module and the base FB in the Motion Control Module. When the base FB is not being used, these areas can be used as work words. |
| Mounting CJ-series Units <br> - Basic I/O Units (except the CJ1W-INT01 and CJ1W-IDP01) <br> - CPU Bus Units: CJ1W-SPU01 and CJ1W-NCF71 <br> - Special I/O Units: CJ1W-SRM21 <br> - Communications Units: CJ1W-DRM21 | The following Units can be mounted, in addition to the Units listed on the left. <br> CPU Bus Units: CJ1W-ADG41 <br> Special I/O Units: CJ1W-NC113/213/413/133/ 233/ 433, CJ1W-V600C11/V600C12 <br> Note: The FQM1 Controllers do not support the IORD(222) and IOWR(223) instructions. |
| Not in previous version | When the counter reset method is set to Phase-Z signal + software reset in the system settings, an interrupt task can be started when the counter is reset. |
| When the $20-\mathrm{MHz}$ clock is specified in the system settings for the pulse output function, the output frequency range is 400 Hz to 1 MHz . | When the $20-\mathrm{MHz}$ clock is specified in the system settings, a new option can be selected to set an output frequency range of 1 Hz to 1 MHz . |
| When the high-speed analog sampling function is used with counter 1 as the sampling timing counter, the multiplier is always $1 x$, regardless of the counter 1 multiplier setting ( $1 \mathrm{x}, 2 \mathrm{x}$, or 4 x ). | The sampling timing counter uses the same $1 \mathrm{x}, 2 \mathrm{x}$, or $4 x$ multiplier setting that is set for counter 1 . |
| The VIRTUAL AXIS (AXIS (981)) instruction's calculation cycle can be set to $0.5 \mathrm{~ms}, 1 \mathrm{~ms}$, or 2 ms . | The calculation cycle settings have been expanded. The cycle can be set to $0.5 \mathrm{~ms}, 1 \mathrm{~ms}, 2 \mathrm{~ms}, 3 \mathrm{~ms}$, or 4 ms . <br> The following conditions were removed from the conditions detected as errors when the instruction is executed. <br> - Target position (travel amount in relative mode) $=0$ <br> - Target position (target position in absolute mode) $=$ Present position <br> - Target frequency < Deceleration rate |

- Functional Improvements from Version 3.2 to Version 3.3

| Previous version (unit version 3.2) | Unit version 3.3 or later |
| :--- | :--- |
| OMNUC W-series Absolute Encoders can be used. | Absolute Encoders of OMNUC G-series Servomo- <br> tors can be now be used (in addition to the Absolute <br> Encoders of W-series Servomotors). |
| CJ-series Units can be mounted. | In addition to the Units that could previously be <br> mounted, the following Special I/O Units can now be <br> mounted. <br> - Analog Output Units: <br> CJ1W-DA08V, CJ1W-DA08C, CJ1W-DA041, <br> and CJ1W-DA021 |
|  | Analog Input Units: <br> CJ1W-AD081-V1 and CJ1W-041-V1 <br> - Analog I/O Unit: CJ1W-MAD42 |
| The offset and gain of an analog output can be <br> adjusted separately. | In addition to the previous functions, the default <br> adjustment data can now be registered as the offset <br> value for the analog output offset/gain adjustment <br> function when adjusting the gain. This feature is use- <br> ful for connecting to a Servo Driver, adjusting the off- <br> set using the Servo Driver, and then adjusting only <br> the gain. |

## TABLE OF CONTENTS

PRECAUTIONS ..... xvii
1 Intended Audience ..... xviii
2 General Precautions ..... xviii
3 Safety Precautions ..... xviii
4 Conformance to EC Directives ..... xxiii
5 Data Backup ..... xxvi
SECTION 1
Introduction ..... 1
1-1 General Instruction Characteristics ..... 2
1-2 Instruction Execution Checks ..... 8
SECTION 2
Summary of Instructions ..... 11
2-1 Instruction Classifications by Function ..... 12
2-2 Instruction Functions. ..... 18
2-3 Alphabetical List of Instructions by Mnemonic ..... 69
2-4 List of Instructions by Function Code ..... 78
SECTION 3
Instructions ..... 87
3-1 Notation and Layout of Instruction Descriptions ..... 92
3-2 Sequence Input Instructions ..... 95
3-3 Sequence Output Instructions ..... 117
3-4 Sequence Control Instructions ..... 134
3-5 Timer and Counter Instructions ..... 152
3-6 Comparison Instructions ..... 167
3-7 Data Movement Instructions ..... 199
3-8 Data Shift Instructions ..... 225
3-9 Increment/Decrement Instructions ..... 265
3-10 Symbol Math Instructions ..... 281
3-11 Conversion Instructions ..... 331
3-12 Logic Instructions ..... 351
3-13 Special Math Instructions ..... 368
3-14 Floating-point Math Instructions ..... 380
3-15 Double-precision Floating-point Instructions ..... 425
3-16 Table Data Processing Instructions ..... 467
3-17 Data Control Instructions ..... 475
3-18 Subroutines ..... 491
3-19 Interrupt Control Instructions ..... 508
3-20 High-speed Counter/Pulse Output Instructions ..... 521
3-21 Step Instructions ..... 562

## TABLE OF CONTENTS

3-22 I/O Refresh Instruction ..... 580
3-23 Serial Communications Instructions ..... 582
3-24 Debugging Instructions ..... 596
3-25 Failure Diagnosis Instructions ..... 600
3-26 Other Instructions ..... 606
3-27 Block Programming Instructions. ..... 608
3-28 Function Block Instructions. ..... 618
SECTION 4
Instruction Execution Times and Number of Steps. ..... 621
4-1 FQM1 Instruction Execution Times and Number of Steps ..... 622
Index. ..... 639
Revision History ..... 645

## About this Manual:

This manual describes the ladder diagram programming instructions of the Coordinator Module and Motion Control Modules of the FQM1-series Flexible Motion Controllers.
Please read this manual and all related manuals listed in the table on the next page and be sure you understand information provided before attempting to program or use FQM1-series Flexible Motion Controllers in a control system.

| Name | Cat. No. | Contents |
| :--- | :--- | :--- |
| FQM1 Series <br> FQM1-CM002, FQM1-MMP22, FQM1-MMA22 <br> Flexible Motion Controllers Operation Manual | O012 | This manual provides an overview of and describes <br> the following information for the FQM1-series Flexible <br> Motion Controllers: features, system configuration, <br> system design, installation, wiring, maintenance, I/O <br> memory allocation, troubleshooting, etc. |
| FQM1 Series <br> FQM1-CM002, FQM1-MMP22, FQM1-MMA22 <br> Flexible Motion Controllers <br> Instructions Reference Manual (this manual) | O013 | Describes the ladder diagram programming instruc- <br> tions supported by FQM1-series Flexible Motion Con- <br> trollers. Use this manual together with the Operation <br> Manual (Cat. No. O012). |
| SYSMAC WS02-CXPC1-E-V7 <br> CX-Programmer Operation Manual Version 7.x | W446 | Provides information on how to use the CX-Program- <br> mer (except for function block functionality). |
| SYSMAC WS02-CXPC1-E-V7 <br> CX-Programmer Operation Manual Version 7.x <br> Function Blocks | W447 | Provides specifications and operating procedures for <br> function blocks. |
| SYSMAC CXONE-ALDCC-E <br> CX-One FA Integrated Tool Package Setup <br> Manual | W445 | Provides an overview of the CX-One FA Integrated <br> Tool and installation procedures. |

Section 1 provides information on general instruction characteristics as well as the errors that can occur during instruction execution.
Section 2 provides summaries of instructions used with the FQM1.
Section 3 describes each of the instructions that can be used in programming the FQM1.
Section 4 provides instruction execution times and the number of steps for each FQM1 instruction.

## Read and Understand this Manual

Please read and understand this manual before using the product. Please consult your OMRON representative if you have any questions or comments.

## Warranty and Limitations of Liability

## WARRANTY

OMRON's exclusive warranty is that the products are free from defects in materials and workmanship for a period of one year (or other period if specified) from date of sale by OMRON.

OMRON MAKES NO WARRANTY OR REPRESENTATION, EXPRESS OR IMPLIED, REGARDING NONINFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR PARTICULAR PURPOSE OF THE PRODUCTS. ANY BUYER OR USER ACKNOWLEDGES THAT THE BUYER OR USER ALONE HAS DETERMINED THAT THE PRODUCTS WILL SUITABLY MEET THE REQUIREMENTS OF THEIR INTENDED USE. OMRON DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED.

## LIMITATIONS OF LIABILITY

OMRON SHALL NOT BE RESPONSIBLE FOR SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES, LOSS OF PROFITS OR COMMERCIAL LOSS IN ANY WAY CONNECTED WITH THE PRODUCTS, WHETHER SUCH CLAIM IS BASED ON CONTRACT, WARRANTY, NEGLIGENCE, OR STRICT LIABILITY.

In no event shall the responsibility of OMRON for any act exceed the individual price of the product on which liability is asserted.

IN NO EVENT SHALL OMRON BE RESPONSIBLE FOR WARRANTY, REPAIR, OR OTHER CLAIMS REGARDING THE PRODUCTS UNLESS OMRON'S ANALYSIS CONFIRMS THAT THE PRODUCTS WERE PROPERLY HANDLED, STORED, INSTALLED, AND MAINTAINED AND NOT SUBJECT TO CONTAMINATION, ABUSE, MISUSE, OR INAPPROPRIATE MODIFICATION OR REPAIR.

## Application Considerations

## SUITABILITY FOR USE

OMRON shall not be responsible for conformity with any standards, codes, or regulations that apply to the combination of products in the customer's application or use of the products.

At the customer's request, OMRON will provide applicable third party certification documents identifying ratings and limitations of use that apply to the products. This information by itself is not sufficient for a complete determination of the suitability of the products in combination with the end product, machine, system, or other application or use.

The following are some examples of applications for which particular attention must be given. This is not intended to be an exhaustive list of all possible uses of the products, nor is it intended to imply that the uses listed may be suitable for the products:

- Outdoor use, uses involving potential chemical contamination or electrical interference, or conditions or uses not described in this manual.
- Nuclear energy control systems, combustion systems, railroad systems, aviation systems, medical equipment, amusement machines, vehicles, safety equipment, and installations subject to separate industry or government regulations.
- Systems, machines, and equipment that could present a risk to life or property.

Please know and observe all prohibitions of use applicable to the products.
NEVER USE THE PRODUCTS FOR AN APPLICATION INVOLVING SERIOUS RISK TO LIFE OR PROPERTY WITHOUT ENSURING THAT THE SYSTEM AS A WHOLE HAS BEEN DESIGNED TO ADDRESS THE RISKS, AND THAT THE OMRON PRODUCTS ARE PROPERLY RATED AND INSTALLED FOR THE INTENDED USE WITHIN THE OVERALL EQUIPMENT OR SYSTEM.

PROGRAMMABLE PRODUCTS
OMRON shall not be responsible for the user's programming of a programmable product, or any consequence thereof.

## Disclaimers

## CHANGE IN SPECIFICATIONS

Product specifications and accessories may be changed at any time based on improvements and other reasons.

It is our practice to change model numbers when published ratings or features are changed, or when significant construction changes are made. However, some specifications of the products may be changed without any notice. When in doubt, special model numbers may be assigned to fix or establish key specifications for your application on your request. Please consult with your OMRON representative at any time to confirm actual specifications of purchased products.

## DIMENSIONS AND WEIGHTS

Dimensions and weights are nominal and are not to be used for manufacturing purposes, even when tolerances are shown.

## PERFORMANCE DATA

Performance data given in this manual is provided as a guide for the user in determining suitability and does not constitute a warranty. It may represent the result of OMRON's test conditions, and the users must correlate it to actual application requirements. Actual performance is subject to the OMRON Warranty and Limitations of Liability.

## ERRORS AND OMISSIONS

The information in this manual has been carefully checked and is believed to be accurate; however, no responsibility is assumed for clerical, typographical, or proofreading errors, or omissions.

## PRECAUTIONS

This section provides general precautions for using the FQM1-series Flexible Motion Controllers and related devices.
The information contained in this section is important for the safe and reliable application of the FQM1-series Flexible Motion Controller. You must read this section and understand the information contained before attempting to set up or operate a control system using the FQM1-series Flexible Motion Controller.
1 Intended Audience ..... xviii
2 General Precautions ..... xviii
3 Safety Precautions ..... xviii
3-1 Operating Environment Precautions ..... xix
3-2 Application Precautions ..... xx
4 Conformance to EC Directives ..... xxiii
4-1 Applicable Directives ..... xxiii
4-2 Concepts ..... xxiii
4-3 Conformance to EC Directives ..... xxiii
4-4 EMC Directive Conformance Conditions ..... xxiii
4-5 Relay Output Noise Reduction Methods ..... xxiv
5 Data Backup ..... xxvi

## 1 Intended Audience

This manual is intended for the following personnel, who must also have knowledge of electrical systems (an electrical engineer or the equivalent).

- Personnel in charge of installing FA systems.
- Personnel in charge of designing FA systems.
- Personnel in charge of managing FA systems and facilities.


## 2 General Precautions

The user must operate the product according to the performance specifications described in the operation manuals.
Before using the product under conditions which are not described in the manual or applying the product to nuclear control systems, railroad systems, aviation systems, vehicles, combustion systems, medical equipment, amusement machines, safety equipment, petrochemical plants, and other systems, machines, and equipment that may have a serious influence on lives and property if used improperly, consult your OMRON representative.
Make sure that the ratings and performance characteristics of the product are sufficient for the systems, machines, and equipment, and be sure to provide the systems, machines, and equipment with double safety mechanisms.

WARNING It is extremely important that the FQM1 be used for the specified purpose and under the specified conditions, especially in applications that can directly or indirectly affect human life. You must consult with your OMRON representative before applying an FQM1 System to the above-mentioned applications.

## 3 Safety Precautions

WARNING Do not attempt to take any Modules apart while the power is being supplied. Doing so may result in electric shock.

WARNING Do not touch any of the terminals or terminal blocks while the power is being supplied. Doing so may result in electric shock.

WARNING Do not attempt to disassemble, repair, or modify any Modules. Any attempt to do so may result in malfunction, fire, or electric shock.

WARNING Provide safety measures in external circuits, i.e., not in the Flexible Motion Controller (referred to as the "FQM1"), to ensure safety in the system if an abnormality occurs due to malfunction of the FQM1 or another external factor affecting the FQM1 operation. Not doing so may result in serious accidents.

- Emergency stop circuits, interlock circuits, limit circuits, and similar safety measures must be provided in external control circuits.
- The FQM1 will turn OFF all outputs when its self-diagnosis function detects any error or when a severe failure alarm (FALS) instruction is executed. As a countermeasure for such errors, external safety measures must be provided to ensure safety in the system.
- The FQM1 outputs may remain ON or OFF due to destruction of the output transistors. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.
- When the $24-V D C$ output (service power supply to the FQM1) is overloaded or short-circuited, the voltage may drop and result in the outputs being turned OFF. As a countermeasure for such problems, external safety measures must be provided to ensure safety in the system.

WARNING Fail-safe measures must be taken by the customer to ensure safety in the event of incorrect, missing, or abnormal signals caused by broken signal lines, momentary power interruptions, or other causes. Not doing so may result in serious accidents.

Caution Execute online edit only after confirming that no adverse effects will be caused by extending the cycle time. Otherwise, the input signals may not be readable.

Caution User programs and parameters written to the Coordinator Module or Motion Control Module will be automatically backed up in the FQM1 flash memory (flash memory function). The contents of I/O memory (including the DM Area), however, are not written to flash memory. Part of the DM Area used as a holding area when recovering from a power interruption is backed up using a super capacitor, but correct values will not be maintained if an error occurs that prevents memory backup. As a countermeasure for such problems, take appropriate measures in the program using the Memory Not Held Flag (A316.14) when externally outputting the contents of the DM Area.

Caution Confirm safety at the destination Module before transferring a program to another Module or editing the I/O area. Doing either of these without confirming safety may result in injury.

Caution Tighten the screws on the terminal block of the AC Power Supply Unit to the torque specified in the operation manual. The loose screws may result in burning or malfunction.

Caution Do not touch the Power Supply Unit while the power is ON, and immediately after turning OFF the power. Touching hot surfaces may result in burning.

Caution Pay careful attention to the polarities (+/-) when wiring the DC power supply. A wrong connection may cause malfunction of the system.

## 3-1 Operating Environment Precautions

4 Caution Do not operate the control system in the following places:

- Locations subject to direct sunlight
- Locations subject to temperatures or humidity outside the range specified in the specifications
- Locations subject to condensation as the result of severe changes in temperature
- Locations subject to corrosive or flammable gases
- Locations subject to dust (especially iron dust) or salts
- Locations subject to exposure to water, oil, or chemicals
- Locations subject to shock or vibration

1 Caution Take appropriate and sufficient countermeasures when installing systems in the following locations:

- Locations subject to static electricity or other forms of noise
- Locations subject to strong electromagnetic fields
- Locations subject to possible exposure to radioactivity
- Locations close to power supplies
\. Caution The operating environment of the FQM1 System can have a large effect on the longevity and reliability of the system. Improper operating environments can lead to malfunction, failure, and other unforeseeable problems with the FQM1 System. Make sure that the operating environment is within the specified conditions at installation and remains within the specified conditions during the life of the system.


## 3-2 Application Precautions

WARNING Always heed these precautions. Failure to abide by the following precautions could lead to serious or possibly fatal injury.

- Always connect to a ground of $100 \Omega$ or less when installing the FQM1. Not doing so may result in electric shock.
- Always connect to a ground of $100 \Omega$ or less when short-circuiting the functional ground and line ground terminals of the Power Supply Unit, in particular.
- Always turn OFF the power supply to the FQM1 before attempting any of the following. Not turning OFF the power supply may result in malfunction or electric shock.
- Mounting or dismounting Power Supply Unit, Coordinator Module, Motion Control Module, I/O Control Module, CJ-series Units, and End Module
- Assembling the Modules
- Setting DIP switches
- Connecting or wiring the cables
- Connecting or disconnecting the connectors

Caution Failure to abide by the following precautions could lead to faulty operation of the FQM1 or the system, or could damage the FQM1. Always heed these precautions.

- Always use the CX-Programmer (Programming Device for Windows) to create new cyclic tasks and interrupt tasks.
- The user program, parameter area data, and part of the DM Area in the Coordinator Module and Motion Control Modules is backed up in the builtin flash memory. Do not turn OFF the power supply to the FQM1 while the user program or parameter area data is being transferred. The data will not be backed up if the power is turned OFF.
- The FQM1 will start operating in RUN mode when the power is turned ON with the default settings (i.e., if the operating mode at power ON (startup mode) setting in the System Setup is disabled).
- Configure the external circuits so that the control power supply turns ON after the power supply to the FQM1 turns ON. If the power is turned ON in the opposite order, the built-in outputs and other outputs may momentarily malfunction and the control outputs may temporarily not operate correctly.
- Outputs may remain ON due to a malfunction in the built-in transistor outputs or other internal circuits. As a countermeasure for such problems, external safety measures must be provided to ensure the safety of the system.
- Part of the DM Area (data memory) in the Motion Control Module is held using the super capacitor. Corrupted memory may prevent the correct values from being saved, however. Take appropriate measures in the ladder program whenever the Memory Not Held Flag (A316.14) turns ON, such as resetting the data in the DM Area.
- Part of the DM Area in the Coordinator Module is backed up in the built-in flash memory when transferring data from the CX-Programmer. Do not turn OFF the power to the FQM1 while data is being transferred. The data will not be backed up if the power is turned OFF.
- Confirm that no adverse effect will occur in the system before attempting any of the following. Not doing so may result in an unexpected operation.
- Changing the operating mode of the FQM1 (including setting the operating mode at startup)
- Force-setting/force-resetting any bit in memory
- Changing the present value of any word or any set value in memory
- Install external breakers and take other safety measures against short-circuiting in external wiring. Insufficient safety measures against short-circuiting may result in burning.
- Be sure that all the terminal screws and cable connector screws are tightened to the torque specified in the relevant manuals. Incorrect tightening torque may result in malfunction.
- Mount the Modules only after checking the connectors and terminal blocks completely.
- Before touching the Module, be sure to first touch a grounded metallic object in order to discharge any static built-up. Not doing so may result in malfunction or damage.
- Be sure that the terminal blocks, connectors, and other items with locking devices are properly locked into place. Improper locking may result in malfunction.
- Wire correctly according to the specified procedures.
- Always use the power supply voltage specified in the operation manuals. An incorrect voltage may result in malfunction or burning.
- Take appropriate measures to ensure that the specified power with the rated voltage and frequency is supplied. Be particularly careful in places where the power supply is unstable. An incorrect power supply may result in malfunction.
- Leave the dust protective label attached to the Module when wiring. Removing the label may result in malfunction.
- Remove the dust protective label after the completion of wiring to ensure proper heat dissipation. Leaving the label attached may result in malfunction.
- Use crimp terminals for wiring. Do not connect bare stranded wires directly to terminals. Connection of bare stranded wires may result in burning.
- Do not apply voltages to the built-in inputs in excess of the rated input voltage. Excess voltages may result in burning.
- Do not apply voltages or connect loads to the built-in outputs in excess of the maximum switching capacity. Excess voltage or loads may result in burning.
- Disconnect the functional ground terminal when performing withstand voltage tests. Not disconnecting the functional ground terminal may result in burning.
- Wire correctly and double-check all the wiring or the setting switches before turning ON the power supply. Incorrect wiring may result in burning.
- Check that the DIP switches and data memory (DM) are properly set before starting operation.
- Check the user program for proper execution before actually running it on the Module. Not checking the program may result in an unexpected operation.
- Resume operation only after transferring to the new Module the contents of the DM Areas, programs, parameters, and data required for resuming operation. Not doing so may result in an unexpected operation.
- Do not pull on the cables or bend the cables beyond their natural limit. Doing either of these may break the cables.
- Do not place objects on top of the cables. Doing so may break the cables.
- Use the dedicated connecting cables specified in operation manuals to connect the Modules. Using commercially available RS-232C computer cables may cause failures in external devices or the Coordinator Module.
- Do not connect pin $6(+5 \mathrm{~V})$ on the RS-232C port on the Coordinator Module to any external device other than the NT-AL001 or CJ1W-CIF11 Conversion Adapter. Doing so may result in damage to the external device and the Coordinator Module.
- When replacing parts, be sure to confirm that the rating of a new part is correct. Not doing so may result in malfunction or burning.
- When transporting or storing the product, cover the PCBs with electrically conductive materials to prevent LSIs and ICs from being damaged by static electricity, and also keep the product within the specified storage temperature range.
- Do not touch the mounted parts or the rear surface of PCBs because PCBs have sharp edges such as electrical leads.
- When connecting the Power Supply Unit, Coordinator Module, Motion Control Module, I/O Control Module, CJ-series Units, and End Module, slide the upper and lower sliders until a click sound is heard to lock them securely. Desired functionality may not be achieved unless Modules are securely locked in place.
- Be sure to mount the End Module supplied with the Coordinator Module to the rightmost Module. Unless the End Module is properly mounted, the FQM1 will not function properly.
- Make sure that parameters are set correctly. Incorrect parameter settings may result in unexpected operations. Make sure that equipment will not be adversely affected by the parameter settings before starting or stopping the FQM1.


## 4 Conformance to EC Directives

## 4-1 Applicable Directives

- EMC Directives
- Low Voltage Directive


## 4-2 Concepts

## EMC Directives

OMRON devices that comply with EC Directives also conform to the related EMC standards so that they can be more easily built into other devices or the overall machine. The actual products have been checked for conformity to EMC standards (see the following note). Whether the products conform to the standards in the system used by the customer, however, must be checked by the customer.
EMC-related performance of the OMRON devices that comply with EC Directives will vary depending on the configuration, wiring, and other conditions of the equipment or control panel on which the OMRON devices are installed. The customer must, therefore, perform the final check to confirm that devices and the overall machine conform to EMC standards.

Note Applicable EMC (Electromagnetic Compatibility) standards are as follows:
EMS (Electromagnetic Susceptibility): EN61000-6-2
EMI (Electromagnetic Interference): EN61000-6-4
(Radiated emission: 10-m regulations)

## Low Voltage Directive

Always ensure that devices operating at voltages of 50 to $1,000 \mathrm{VAC}$ and 75 to $1,500 \mathrm{~V}$ DC meet the required safety standards for the Motion Controller (EN61131-2).

## 4-3 Conformance to EC Directives

The FQM1-series Flexible Motion Controllers comply with EC Directives. To ensure that the machine or device in which the Motion Controller is used complies with EC Directives, the Motion Controller must be installed as follows:

1,2,3... 1. The Motion Controller must be installed within a control panel.
2. You must use reinforced insulation or double insulation for the DC power supplies used for the communications power supply and I/O power supplies.
3. Motion Controllers complying with EC Directives also conform to the Common Emission Standard (EN61000-6-4). Radiated emission characteristics ( $10-\mathrm{m}$ regulations) may vary depending on the configuration of the control panel used, other devices connected to the control panel, wiring, and other conditions. You must therefore confirm that the overall machine or equipment complies with EC Directives.

## 4-4 EMC Directive Conformance Conditions

The immunity testing condition of the Motion Controller Modules is as follows: Overall accuracy of FQM1-MMA22 analog I/O: +4\%/-2\%

## 4-5 Relay Output Noise Reduction Methods

The FQM1-series Flexible Motion Controller conforms to the Common Emission Standards (EN61000-6-4) of the EMC Directives. However, noise generated by relay output switching may not satisfy these Standards. In such a case, a noise filter must be connected to the load side or other appropriate countermeasures must be provided external to the Motion Controller.
Countermeasures taken to satisfy the standards vary depending on the devices on the load side, wiring, configuration of machines, etc. Following are examples of countermeasures for reducing the generated noise.

## Countermeasures

(Refer to EN61000-6-4 for more details.)
Countermeasures are not required if the frequency of load switching for the whole system with the Motion Controller included is less than 5 times per minute.
Countermeasures are required if the frequency of load switching for the whole system with the Motion Controller included is more than 5 times per minute.

## Countermeasure Examples

When switching an inductive load, connect a surge protector, diodes, etc., in parallel with the load or contact as shown below.

| Circuit | Current |  | Characteristic | Required element |
| :---: | :---: | :---: | :---: | :---: |
|  | AC | DC |  |  |
| CR method | Yes | Yes | If the load is a relay or solenoid, there is a time lag between the moment the circuit is opened and the moment the load is reset. <br> If the supply voltage is 24 or 48 V , insert the surge protector in parallel with the load. If the supply voltage is 100 to 200 V , insert the surge protector between the contacts. | The capacitance of the capacitor must be 1 to $0.5 \mu \mathrm{~F}$ per contact current of 1 A and resistance of the resistor must be 0.5 to $1 \Omega$ per contact voltage of 1 V . These values, however, vary with the load and the characteristics of the relay. Decide these values from experiments, and take into consideration that the capacitance suppresses spark discharge when the contacts are separated and the resistance limits the current that flows into the load when the circuit is closed again. <br> The dielectric strength of the capacitor must be 200 to 300 V . If the circuit is an AC circuit, use a capacitor with no polarity. |


| Circuit | Current |  | Characteristic | Required element |
| :---: | :---: | :---: | :---: | :---: |
|  | AC | DC |  |  |
| Diode method | No | Yes | The diode connected in parallel with the load changes energy accumulated by the coil into a current, which then flows into the coil so that the current will be converted into Joule heat by the resistance of the inductive load. <br> This time lag, between the moment the circuit is opened and the moment the load is reset, caused by this method is longer than that caused by the CR method. | The reversed dielectric strength value of the diode must be at least 10 times as large as the circuit voltage value. The forward current of the diode must be the same as or larger than the load current. <br> The reversed dielectric strength value of the diode may be two to three times larger than the supply voltage if the surge protector is applied to electronic circuits with low circuit voltages. |
| Varistor method | Yes | Yes | The varistor method prevents the imposition of high voltage between the contacts by using the constant voltage characteristic of the varistor. There is time lag between the moment the circuit is opened and the moment the load is reset. <br> If the supply voltage is 24 or 48 V , insert the varistor in parallel with the load. If the supply voltage is 100 to 200 V , insert the varistor between the contacts. | --- |

When switching a load with a high inrush current such as an incandescent lamp, suppress the inrush current as shown below.

Countermeasure 1


Providing a dark current of approx. one-third of the rated value through an incandescent lamp

## Countermeasure 2



Providing a limiting resistor

The following Unit and Cables can be used with the FQM1-series Flexible Motion Controller.

| Name | Model | Cable length |
| :--- | :--- | :--- |
| Relay Unit | XW2B-80J7-1A | --- |
| Controller Connect- <br> ing Cables | XW2Z-050J-A28 | 0.5 m |
|  | XW2Z-100J-A28 | 1 m |
|  | XW2Z-050J-A30 | 0.5 m |
|  | XW2Z-100J-A30 | 1 m |
|  | XW2Z-050J-A31 | 0.5 m |
|  | XW2Z-100J-A31 | 1 m |

## 5 Data Backup

The user programs, I/O memories, and other data in the Coordinator Module and Motion Control Modules is backed up either by a super capacitor or flash memory, as listed in the following table.

| Module | Data | Data backup |
| :--- | :--- | :--- |
| Coordinator Module | Error log | RAM with super <br> capacitor |
| Motion Control Module | DM Area words D30000 to D32767 <br> Error log | Flash memory |
| Coordinator Module | User program <br> System Setup <br> DM Area words D20000 to D32767 |  |
| Motion Control Module | User program <br> System Setup <br> DM Area words D00000 to D29999 <br> (Auxiliary Area bit must be set.) |  |

The data backup time of the super capacitor is given in the following table and shown in the following graph.

| Temperature | Initial | After $\mathbf{5}$ years | After $\mathbf{1 0}$ years |
| :--- | :--- | :--- | :--- |
| $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 101.61 hours | 96.2 hours | 90.8 hours |
|  | (4.23 days) | (4.01days) | $(3.78$ days) |
| $\mathrm{Ta}=40^{\circ} \mathrm{C}$ | 26.39 hours | 15.28 hours | 4.16 hours |
|  | (1.09 days) |  |  |

Super Capacitor Backup Times


1. The times give above assume that the capacitor is completely charged. Power must be supply to the FQM1 for at least 20 minutes to completely charge the capacitor.
2. The backup time of the super capacitor is reduced as the capacitor ages. It is also affected by the ambient temperature. Use portion of the DM Area backed up by the super capacitor only for data that is to be held during momentary power interruptions. For operating parameters and other longterm data, use the portion of DM Area stored in flash memory in the Coordinator Module and transfer it to the Motion Control Modules before starting operation.
The data in the DM Area and error log will become unstable or corrupted if the power to the system is OFF for longer than the backup time.
If the power supply is to be turned OFF for an extended period of time, use D20000 to D32767 in the Coordinator Module and D00000 to D29999 in the Motion Control Module, which is backed up in flash memory, to store data.
Otherwise, the Memory Not Held Flag (A316.14) can be used as the input condition for programming using data in areas stored for power interruptions to perform suitable processing.
A316.14: Turns ON when power is turned ON if data stored for power interruptions in the DM Area or error log is corrupted.


## Backing Up DM Area Data in Flash Memory

DM Area words D20000 to D32767 for the Coordinator Module and D00000 to D29999 for the Motion Control Modules are read from flash memory when the power supply is turned ON. (A Setup parameter must be set to read DM Area data for the Motion Control Modules.)

## SECTION 1

Introduction

This section provides information on general instruction characteristics as well as the errors that can occur during instruction execution.
1-1 General Instruction Characteristics ..... 2
1-1-1 Program Capacity ..... 2
1-1-2 Differentiated Instructions ..... 2
1-1-3 Instruction Variations ..... 3
1-1-4 Instruction Location and Execution Conditions ..... 3
1-1-5 Inputting Data in Operands ..... 4
1-1-6 Data Formats. ..... 7
1-2 Instruction Execution Checks ..... 8
1-2-1 Errors Occurring at Instruction Execution ..... 8
1-2-2 Fatal Errors (Program Errors) ..... 9

## 1-1 General Instruction Characteristics

## 1-1-1 Program Capacity

The program capacity tells the size of the user program area each Module and is expressed as the number of program steps. The number of steps required in the user program area for each instruction varies from 1 to 7 steps, depending upon the instruction and the operands used with it.

| Model |  | Model | Program capacity |
| :--- | :--- | :--- | :--- |
| Coordinator Module | FQM1-CM002 | 10K steps |  |
| Motion Control Modules | Pulse I/O | FQM1-MMP22 |  |
|  | Analog I/O | FQM1-MMA22 |  |

Note The number of steps in a program is not the same as the number of instructions, i.e., each instruction contains from 1 to 7 steps. For example, LD and OUT require 1 step each, but $\mathrm{MOV}(021)$ requires 3 steps. The number of steps required by an instruction is also increased by one step for each doublelength operand used in it. For example, MOVL(498) normally requires 3 steps, but 4 steps will be required if a constant is specified for the source word operand, S. Refer to SECTION 4 Instruction Execution Times and Number of Steps for the number of steps required for each instruction.

## 1-1-2 Differentiated Instructions

Most instructions in the FQM1 are provided with both non-differentiated and upwardly differentiated variations, and some are also provided with downwardly differentiated variations.

- A non-differentiated instruction is executed every time it is scanned.
- An upwardly differentiated instruction is executed only once after its execution condition goes from OFF to ON.
- A downwardly differentiated instruction is executed only once after its execution condition goes from ON to OFF.

| Variation | Instruction type | Operation | Format | Example |
| :---: | :---: | :---: | :---: | :---: |
| Nondifferentiated | Output instructions (instructions requiring an execution condition) | The instruction is executed every cycle while the execution condition is true (ON). | $-11-\begin{aligned} & \text { output instruction } \\ & \text { execouted each cocle } \end{aligned}-1$ | HН[mov ]-1 |
|  | Input instructions (instructions used as execution conditions) | The bit processing (such as read, comparison, or test) is performed every cycle. The execution condition is true while the result is ON . | $\qquad$ | Hト - |
| Upwardly differentiated (with @ prefix) | Output instructions | The instruction is executed just once when the execution condition goes from OFF to ON. |  |  |
|  | Input instructions (instructions used as execution conditions) | The bit processing (such as read, comparison, or test) is performed every cycle. The execution condition is true for one cycle when the result goes from OFF to ON. | $\qquad$ |  |


| Variation | Instruction type | Operation | Format | Example |
| :---: | :---: | :---: | :---: | :---: |
| Downwardly differentiated (with \% prefix) | Output instructions | The instruction is executed just once when the execution condition goes from ON to OFF. | $1-\left\lvert\, \begin{aligned} & \begin{array}{l} \text { \%Instruction } \\ \text { executed once for } \\ \text { downward } \\ \text { differentiation } \end{array} \end{aligned}\right.$ |  |
|  | Input instructions (instructions used as execution conditions) | The bit processing (such as read, comparison, or test) is performed every cycle. The execution condition is true for one cycle when the result goes from ON to OFF. | Downwardly differentiated input instruction | ON execution condition created for one cycle only for each ON to OFF transition in CIO 0001.03. |

Note The downwardly differentiated option (\%) is available only for the LD, AND, OR, and RSET instructions. To create downwardly differentiated variations of other instructions, control the execution of the instruction with work bits controlled with DIFD(014).

## 1-1-3 Instruction Variations

The variation prefixes (@ and \%) can be added to certain instructions to create a differentiated instruction.

| Variation |  | Prefix | Operation |
| :--- | :--- | :--- | :--- |
| Differentiation | Upwardly dif- <br> ferentiated | $@$ | Creates an upwardly differentiated instruc- <br> tion. |
|  | Downwardly <br> differentiated | $\%$ | Creates a downwardly differentiated instruc- <br> tion. |



## 1-1-4 Instruction Location and Execution Conditions

The following table shows the locations in which instructions can be programmed. The table also shows when an instruction requires an execution condition and when it does not. Refer to SECTION 2 Summary of Instructions for details on specific instructions.

| Instruction type |  | Location | Execution | Format | Examples |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Instructions that start logic conditions (load instructions) | At the left bus or at the start of an instruction block | Not required |  | LD and input comparison instructions such as LD > |
|  | Connecting instructions | Between a starting instruction and output instruction | Required | $\mid$ | AND, OR, and input comparison instructions, such as AND > |
| Output |  | At the right bus | Required | $\mid \underset{l}{\text { Hil }}$ | The majority of instructions (such as OUT and MOV) |
|  |  | Not required | $\square$ | Instructions such as END, JME, and ILC |

In addition to these instructions, the FQM1 is equipped with block programming instructions. Refer to the description of the block programming instructions for details.

Note If an execution condition does not precede an instruction that requires one, a program error will occur when the program is checked from the CX-Programmer.

## 1-1-5 Inputting Data in Operands

Operands are parameters that are set in advance with the I/O memory addresses or constants to be used when the instruction is executed. There are basically three kinds of operands: Source operands, destination operands, and numbers.


| Operand |  | Usual <br> code | Contents |  |
| :--- | :--- | :--- | :--- | :--- |
| Source | Address containing <br> the data or the data <br> itself | S | Source <br> operand | Source data other than <br> control data |
|  |  | C | Control <br> data | Control data with a bit <br> or bits controlling <br> instruction execution |
| Destination | Address where the <br> data will be stored | D | --- |  |
| Number | Contains a number, <br> such as a jump num- <br> ber or subroutine <br> number. | N | --- |  |

Note An instruction's operands may also be referred to by their position in the instruction (first operand, second operand, ...). The codes used for the operand vary with the specific function of the operand.


## Specifying Bit Addresses

| Description | Example | Instruction example |
| :---: | :---: | :---: |
| To specify a bit address, specify the word address and bit address directly. $\qquad$ $\square \square$ <br> Bit number (00 to 15) <br> Word address <br> Note The word address + bit number format is not used for Timer/Counter Completion Flags or Task Flags. |  | $\begin{gathered} 0001 \\ 02 \\ -1- \end{gathered}$ |

## Specifying Word Addresses

| Description | Example | Instruction example |
| :---: | :---: | :---: |
| To specify a word address, specify the word address directly. Each word contains 16 bits. $\square$ Word address |  | MOV 0003 D00200 |

## Specifying Indirect DM Addresses in Binary Mode

| Description | Example | Instruction example |
| :---: | :---: | :---: |
| When the @ prefix is input before a DM address, the contents of that word specifies another word that is used as the operand. The contents can be 0000 to 7FFF ( 0 to 32,767 ), corresponding to the desired word address in the DM Area. <br> Content $\square$ 00000 to 32767 (0000 to 7FFF) <br> D $\square$ | --- | --- |
| When the contents of @D $\square \square \square \square \square$ is between 0000 and 7FFF (00000 to 32,767), the corresponding word between D00000 and D32767 is specified. |  | MOV \#0001 @ D00300 |

## Specifying Indirect DM Addresses in BCD Mode

| Method | Description | Example | Instruction example |
| :---: | :---: | :---: | :---: |
| Indirect DM addressing (BCD mode) | When the $*$ prefix is input before a DM address, the BCD contents of that word specify another word that is used as the operand. The contents can be 0000 to 9999 , corresponding to the desired word address in the DM Area. <br> Content $\square$ 0000 to 9999 (BCD) <br> D $\square$ | *D00200 <br> Add the $*$ prefix. | MOV \#0001 *D00200 |

## Specifying Constants

| Method | Applicable operands | Data format | Code | Range |
| :---: | :---: | :---: | :---: | :---: |
| Constant, 16-bit data | All binary data and binary data within a range | Unsigned binary | \# | \#0000 to \#FFFF |
|  |  | Signed decimal | $\pm$ | -32,768 to +32,767 |
|  |  | Unsigned decimal | \& | \&0 to \&65,535 |
|  | All BCD data and BCD data within a range | BCD | \# | \#0000 to \#9999 |
| Constant, 32-bit data | All binary data and binary data within a range | Unsigned binary | \# | $\text { \#0000 } 0000 \text { to }$ \#FFFF FFFF |
|  |  | Signed decimal | $+$ | $\begin{aligned} & -2,147,483,648 \text { to } \\ & +2,147,483,647 \\ & \hline \end{aligned}$ |
|  |  | Unsigned decimal | \& | \&0 to \&4,294,967,295 |
|  | All BCD data and BCD data within a range | BCD | \# | $\begin{array}{\|l} \text { \#0000 } 0000 \text { to } \\ \text { \#9999 } 9999 \end{array}$ |

## Specifying Text Strings

| Method | Description | Code |  | Examples |
| :---: | :---: | :---: | :---: | :---: |
| Text strings | Text is stored in ASCII (1 byte/character excluding special characters) in the order from the higher to lower byte and lowest to highest word. <br> If there is an odd number of characters, 00 (NULL) is stored in the higher byte of the last word in the range. <br> If there is an even number of characters, 0000 (two NULLs) are stored in the word after the last in the range. |  | "ABCDE" |  |
|  |  |  | "A" | "B" |
|  |  |  | "C" | "D" |
|  |  |  | "E" | NUL |
|  |  |  |  |  |
|  |  |  | 41 | 42 |
|  |  |  | 43 | 44 |
|  |  |  | 45 | 00 |
|  |  |  | "ABCD |  |
|  |  |  | "A" | "B" |
|  |  |  | "C" | "D" |
|  |  |  | NUL | NUL |
|  |  |  |  |  |
|  |  |  | 41 | 42 |
|  |  |  | 43 | 44 |
|  |  |  | 00 | 00 |

The following diagram shows the characters that can be expressed in ASCII．

|  | Leftmost bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 34 | 5 | 56 | 6 | 7 | 8 | 9 | A | B | B | C | D | E | F |
| 0 |  |  | $\mathrm{S}_{\mathrm{P}}$ | 0 | ＠ | P |  |  | p |  |  |  |  |  | タ | ミ |  |  |
| 1 |  |  | $!$ | 1 | A | A | Q | a | q |  |  | － |  | アチ | チ | ム |  |  |
| 2 |  |  | ＂ | 2 | B | R | R b | b | r |  |  |  |  | イツ | ツ | x |  |  |
| 3 |  |  | \＃ | 3 | C | S | S | c | s |  |  | 」 |  | ウテ | テ | モ |  |  |
| 4 |  |  | \＄ | 4 | D | T | T | d | t |  |  | ， | I | I 卜 | ト | ヤ |  |  |
| 5 |  |  | \％ | 5 | 5 | U | Je | e | U |  |  | $\cdot$ | 才 | 才 | ナ | ユ |  |  |
| 훈 6 |  |  | \＆ | 6 | F | V | Vf | $f$ | $v$ |  |  | $\ni$ | カ | カニ | ニ | ヨ |  |  |
| \％ 7 |  |  |  | 7 | 7 G | W | N | g | w |  |  | ア | キ | キヌ | ヌ | ラ |  |  |
| 둥 8 |  |  |  | （ 8 | H | H | X h | h | x |  |  | ィ |  | ク ネ | ネ | リ |  |  |
| －9 |  |  | $)$ | 9 | 91 | Y | Y | 1 | V |  |  | ウ | ケ | ケノ | ノ | ル |  |  |
| A |  |  | ＊ | ： | J | J Z | Z | j | z |  |  | エ | $コ$ | コノ | ハ | レ |  |  |
| B |  |  | ＋ | ； | K |  | k | k | 1 |  |  | オ | サ | サヒ | ヒ | ロ |  |  |
| C |  |  | ， | ＜ | ＜L | － | ＊ | 1 | 1 |  |  | ャ | シ | シフ | $フ$ | $ワ$ |  |  |
| D |  |  | － |  | M | M］ |  | m \} |  |  |  | ユ |  | スヘ | ヘ | ン |  |  |
| E |  |  |  | $>$ | N |  |  | n | $\sim$ |  |  |  |  | セホ | ホ |  |  |  |
| F |  |  | 1 | ？ | ？ 0 |  |  | 0 |  |  |  |  |  | ソマ | マ |  |  |  |

## 1－1－6 Data Formats

The following table shows the data formats that can be used in the FQM1．


| Name | Format | Decimal range | Hexadecimal range |
| :---: | :---: | :---: | :---: |
| Floatingpoint decimal | Note This format conforms to IEEE754 standards for single-precision floating-point data and is used only with instructions that convert or calculate floating-point data. It can be used to set or monitor from the I/O memory Edit and Monitor Screen on the CXProgrammer. As such, users do not need to know this format although they do need to know that the formatting takes up two words. | --- | --- |
| Doubleprecision floatingpoint decimal | Note This format conforms to IEEE754 standards for double-precision floating-point data and is used only with instructions that convert or calculate floating-point data. It can be used to set or monitor from the I/O memory Edit and Monitor Screen on the CXProgrammer. As such, users do not need to know this format although they do need to know that the formatting takes up four words. |  |  |

Signed Binary Numbers
Negative signed-binary numbers are expressed as the 2's complement of the absolute hexadecimal value. For a decimal value of $-12,345$, the absolute value is equivalent to 3039 hexadecimal. The 2's complement is $10000-3039$ (both hexadecimal) or CFC7.
To convert from a negative signed binary number (CFC7) to decimal, take the 2 's complement of that number ( $10000-$ CFC7 $=3039$ ), convert to decimal (3039 hexadecimal $=12,345$ decimal), and add a minus sign $(-12,345)$.

## 1-2 Instruction Execution Checks

## 1-2-1 Errors Occurring at Instruction Execution

An instruction's operands and placement are checked when an instruction is input from the CX-Programmer or a program check is performed from the CX-

Programmer, but these are not final checks. The following errors can occur when an instruction is executed.

| Error | Flag | Fatal/Non-fatal |
| :--- | :--- | :--- |
| Instruction Processing Error | ER Flag ON | Non-fatal |
| Illegal Instruction Error | Illegal Instruction Error Flag <br> (A295.14) | Fatal (program error) |
| UM (User Program Memory) <br> Overflow Error | UM Overflow Error Flag <br> (A295.15) | Fatal (program error) |

## 1-2-2 Fatal Errors (Program Errors)

Program execution will be stopped when one of the following program errors occurs. All errors for which the Error Flag or Access Error Flag turns ON is treated as a program error. The following table lists program errors. The System Setup can be set to stop program execution when one of these errors occurs.

| Error type | Description | Related flags |
| :--- | :--- | :--- |
| No END Instruction | There is no END(001) instruction in the program. | No END Error Flag <br> (A295.11) |
| Task Error | An interrupt was generated but the corresponding interrupt <br> task does not exist. | Task Error Flag (A295.12) |
| Instruction Processing <br> Error | The CPU attempted to execute an instruction, but the data <br> provided in the instruction's operand was incorrect. | Error (ER) Flag, <br> Instruction Processing <br> Error Flag (A295.08) |
| Differentiation Overflow <br> Error | Differentiated instructions were repeatedly inserted and <br> deleted during online editing (over 131,072 times). | Differentiation Overflow <br> Error Flag (A295.13) |
| UM Overflow Error | The last address in UM (user program memory) has been <br> exceeded. | UM Overflow Error Flag <br> (A295.15) |
| Illegal Instruction Error | The program contains an instruction that cannot be executed. | Illegal Instruction Error <br> Flag (A295.14) |

## SECTION 2 <br> Summary of Instructions

This section provides a summary of instructions used with the FQM1.
2-1 Instruction Classifications by Function ..... 12
2-2 Instruction Functions. ..... 18
2-2-1 Sequence Input Instructions ..... 18
2-2-2 Sequence Output Instructions ..... 20
2-2-3 Sequence Control Instructions ..... 23
2-2-4 Timer and Counter Instructions ..... 26
2-2-5 Comparison Instructions ..... 28
2-2-6 Data Movement Instructions ..... 31
2-2-7 Data Shift Instructions ..... 34
2-2-8 Increment/Decrement Instructions ..... 38
2-2-9 Symbol Math Instructions. ..... 39
2-2-10 Conversion Instructions ..... 44
2-2-11 Logic Instructions ..... 47
2-2-12 Special Math Instructions ..... 49
2-2-13 Floating-point Math Instructions ..... 49
2-2-14 Double-precision Floating-point Instructions ..... 53
2-2-15 Table Data Processing Instructions ..... 57
2-2-16 Data Control Instructions ..... 58
2-2-17 Subroutine Instructions ..... 60
2-2-18 Interrupt Control Instructions ..... 61
2-2-19 High-speed Counter and Pulse Output Instructions ..... 63
2-2-20 Step Instructions ..... 64
2-2-21 I/O Refresh Instructions ..... 64
2-2-22 Serial Communications Instructions ..... 65
2-2-23 Debugging Instructions ..... 65
2-2-24 Failure Diagnosis Instructions ..... 66
2-2-25 Other Instructions ..... 66
2-2-26 Block Programming Instructions ..... 66
2-2-27 Special Function Block Instructions ..... 68
2-3 Alphabetical List of Instructions by Mnemonic ..... 69
2-4 List of Instructions by Function Code. ..... 78

## 2-1 Instruction Classifications by Function

The following table lists the FQM1 instructions by function. (The instructions appear by order of their function in Section 3 Instructions.)

| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sequence input instructions | --- | LD | LOAD | LD NOT | LOAD NOT | AND | AND |
|  |  | AND NOT | AND NOT | OR | OR | OR NOT | OR NOT |
|  |  | AND LD | AND LOAD | OR LD | OR LOAD | NOT | NOT |
|  |  | UP | CONDITION ON | DOWN | CONDITION OFF | --- | --- |
|  | Bit test | LD TST | LD BIT TEST | LD TSTN | LD BIT TEST NOT | AND TST | AND BIT TEST NOT |
|  |  | AND TSTN | AND BIT TEST NOT | OR TST | OR BIT TEST | OR TSTN | OR BIT TEST NOT |
| Sequence output instructions | --- | OUT | OUTPUT | OUT NOT | OUTPUT NOT | KEEP | KEEP |
|  |  | DIFU | DIFFERENTIATE UP | DIFD | DIFFERENTIATE DOWN | OUTB | SINGLE BIT OUTPUT |
|  | Set/Reset | SET | SET | RSET | RESET | SETA | MULTIPLE BIT SET |
|  |  | RSTA | MULTIPLE BIT RESET | SETB | SINGLE BIT SET | RSTB | $\begin{aligned} & \text { SINGLE BIT } \\ & \text { RESET } \end{aligned}$ |
| Sequence control instructions | --- | END | END | NOP | NO OPERATION | --- | --- |
|  | Interlock | IL | INTERLOCK | ILC | INTERLOCK CLEAR | --- | --- |
|  | Jump | JMP | JUMP | JME | JUMP END | CJP | CONDITIONAL JUMP |
|  |  | CJPN | CONDITIONAL JUMP | JMP0 | MULTIPLE JUMP | JME0 | MULTIPLE JUMP END |
|  | Repeat | FOR | $\begin{aligned} & \text { FOR-NEXT } \\ & \text { LOOPS } \end{aligned}$ | BREAK | BREAK LOOP | NEXT | $\begin{aligned} & \text { FOR-NEXT } \\ & \text { LOOPS } \end{aligned}$ |
| Timer and counter instructions (BCD) | Timer (with timer numbers) | TIM | TIMER | TIMH | HIGH-SPEED TIMER | TMHH | ONE-MS TIMER |
|  | Counter (with counter numbers) | CNT | COUNTER | CNTR | REVERSIBLE TIMER | --- | --- |
| Comparison instructions | Symbol comparison | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & ==,<>,<,<=,>, \\ & >= \end{aligned}$ | Symbol comparison (unsigned) | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & =,<>,<,<=,>, \\ & >=+ \text { L } \end{aligned}$ | Symbol comparison (dou-ble-word, unsigned) | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & =,<>,<,<=,>, \\ & >=+S \end{aligned}$ | Symbol comparison (signed) |
|  |  | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & =,<>,<,<=,>, \\ & >=+S L \end{aligned}$ | Symbol comparison (dou-ble-word, signed) | --- | --- | --- | --- |
|  | Data comparison (Condition Flags) | CMP | UNSIGNED COMPARE | CMPL | DOUBLE <br> UNSIGNED <br> COMPARE | CPS | SIGNED BINARY COMPARE |
|  |  | CPSL | DOUBLE SIGNED BINARY COMPARE | ZCP | AREARANGE COMPARE | ZCPL | DOUBLE AREA RANGE COMPARE |
|  | Table compare | MCMP | MULTIPLE COMPARE | TCMP | TABLE COMPARE | BCMP | UNSIGNED BLOCK COMPARE |
|  |  | BCMP2 | EXPANDED BLOCK COMPARE | --- | --- | --- | --- |


| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data movement instructions | Single/ double-word | MOV | MOVE | MOVL | DOUBLE MOVE | MVN | MOVE NOT |
|  |  | MVNL | DOUBLE MOVE NOT | --- | --- | --- | --- |
|  | Bit/digit | MOVB | MOVE BIT | MOVD | MOVE DIGIT | --- | --- |
|  | Exchange | XCHG | $\begin{aligned} & \text { DATA } \\ & \text { EXCHANGE } \end{aligned}$ | XCGL | $\begin{array}{\|l} \hline \text { DOUBLE } \\ \text { DATA } \\ \text { EXCHANGE } \end{array}$ | --- | --- |
|  | Block/bit transfer | XFRB | MULTIPLE BIT TRANSFER | XFER | BLOCK TRANSFER | BSET | BLOCK SET |
|  | Distribute/collect | DIST | SINGLE WORD DISTRIBUTE | COLL | DATA COLLECT | --- | --- |
|  | Index register | MOVR | MOVE TO REGISTER | MOVRW | MOVE TIMER/ COUNTERPV TO REGISTER | --- | --- |
| Data shift instructions | 1-bit shift | SFT | SHIFT REGISTER | SFTR | REVERSIBLE SHIFT REGISTER | ASLL | $\begin{aligned} & \text { DOUBLE } \\ & \text { SHIFT LEFT } \end{aligned}$ |
|  |  | ASL | ARITHMETIC SHIFT LEFT | ASR | ARITHMETIC SHIFT RIGHT | ASRL | DOUBLE SHIFT RIGHT |
|  | 0000 hex asynchronous | ASFT | $\begin{aligned} & \text { ASYNCHRO- } \\ & \text { NOUS SHIFT } \\ & \text { REGISTER } \end{aligned}$ | --- | --- | --- | --- |
|  | Word shift | WSFT | WORD SHIFT | --- | --- | --- | --- |
|  | 1-bit rotate | ROL | ROTATE LEFT | ROLL | $\begin{array}{\|l\|} \hline \text { DOUBLE } \\ \text { ROTATE LEFT } \end{array}$ | RLNC | ROTATE LEFT WITHOUT CARRY |
|  |  | RLNL | DOUBLE <br> ROTATE LEFT <br> WITHOUT CARRY | ROR | ROTATE RIGHT | RORL | DOUBLE ROTATE RIGHT |
|  |  | RRNC | ROTATE RIGHT WITHOUT CARRY | RRNL | DOUBLE ROTATE RIGHT WITHOUT CARRY | --- | --- |
|  | 1 digit shift | SLD | ONE DIGIT SHIFT LEFT | SRD | ONE DIGIT SHIFT RIGHT | --- | --- |
|  | Shift n-bit data | NASL | SHIFT N-BIT DATA LEFT | NSLL | DOUBLE SHIFT N-BIT DATA LEFT | NASR | SHIFT N-BIT DATA RIGHT |
|  |  | NSRL | $\begin{array}{\|l\|} \hline \text { DOUBLE } \\ \text { SHIFT N-BIT } \\ \text { DATA RIGHT } \\ \hline \end{array}$ | --- | --- | --- | --- |
| Increment/ decrement instructions | BCD | ++B | INCREMENT BCD | ++BL | DOUBLE INCREMENT BCD | --B | DECREMENT BCD |
|  |  | --BL | $\begin{array}{\|l\|} \hline \text { DOUBLE } \\ \text { DECRE-- } \\ \text { MENT BCD } \\ \hline \end{array}$ | --- | --- | --- | --- |
|  | Binary | ++ | INCREMENT BINARY | ++L | DOUBLE INCREMENT BINARY | - - | $\begin{aligned} & \text { DECRE- } \\ & \text { MENT } \\ & \text { BINARY } \end{aligned}$ |
|  |  | --L | DOUBLE DECREMENT BINARY | --- | --- | --- | --- |


| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol math instructions | Binary add | + | SIGNED BINARY ADD WITHOUT CARRY | +L | DOUBLE <br> SIGNED <br> BINARY ADD <br> WITHOUT CARRY | +C | SIGNED <br> BINARY ADD <br> WITH CARRY |
|  |  | +CL | DOUBLE SIGNED BINARY ADD WITH CARRY | --- | --- | --- | --- |
|  | BCD add | +B | $\begin{aligned} & \hline \text { BCD ADD } \\ & \text { WITHOUT } \\ & \text { CARRY } \end{aligned}$ | +BL | DOUBLEBCD ADD WITHOUT CARRY | +BC | BCD ADD WITH CARRY |
|  |  | +BCL | DOUBLE BCD ADD WITH CARRY | --- | --- | -- | --- |
|  | Binary subtract | - | SIGNED BINARY SUBTRACT WITHOUT CARRY | -L | DOUBLE <br> SIGNED <br> BINARY <br> SUBTRACT <br> WITHOUT <br> CARRY | -C | SIGNED BINARY SUBTRACT WITH CARRY |
|  |  | -CL | DOUBLE SIGNED BINARY WITH CARRY | --- | --- | --- | --- |
|  | BCD subtract | -B | BCD SUBTRACT WITHOUT CARRY | -BL | DOUBLEBCD <br> SUBTRACT WITHOUT CARRY | -BC | BCD <br> SUBTRACT <br> WITH CARRY |
|  |  | -BCL | DOUBLE BCD SUBTRACT WITH CARRY | --- | --- | --- | --- |
|  | Binary multiply | * | SIGNED BINARY MULTIPLY | *L | DOUBLE <br> SIGNED <br> BINARY <br> MULTIPLY | $* \mathrm{U}$ | UNSIGNED BINARY MULTIPLY |
|  |  | *UL | DOUBLE UNSIGNED BINARY MULTIPLY | --- | --- | --- | --- |
|  | BCD multiply | *B | $\begin{aligned} & \text { BCD } \\ & \text { MULTIPLY } \end{aligned}$ | *BL | DOUBLE BCD MULTIPLY | --- | --- |
|  | Binary divide | / | SIGNED BINARY DIVIDE | /L | DOUBLE SIGNED BINARY DIVIDE | /U | UNSIGNED BINARY DIVIDE |
|  |  | /UL | DOUBLE UNSIGNED BINARY DIVIDE | --- | --- | --- | --- |
|  | BCD divide | /B | BCD DIVIDE | /BL | DOUBLE BCD DIVIDE | --- | --- |
| Conversion instructions | BCD/Binary convert | BIN | $\begin{aligned} & \text { BCD-TO- } \\ & \text { BINARY } \end{aligned}$ | BINL | DOUBLE <br> BCD-TO- <br> DOUBLE <br> BINARY | BCD | $\begin{array}{\|l} \text { BINARY-TO- } \\ \text { BCD } \end{array}$ |
|  |  | BCDL | DOUBLE BINARY-TODOUBLE BCD | NEG | $\begin{aligned} & \text { 2'S COMPLE- } \\ & \text { MENT } \end{aligned}$ | NEGL | DOUBLE 2'S COMPLEMENT |
|  | ASCII/HEX convert | ASC | $\begin{aligned} & \text { ASCII CON- } \\ & \text { VERT } \end{aligned}$ | HEX | ASCII TO HEX | --- | --- |


| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic instructions | Logical AND/OR | ANDW | $\begin{aligned} & \text { LOGICAL } \\ & \text { AND } \end{aligned}$ | ANDL | $\begin{aligned} & \text { DOUBLE } \\ & \text { LOGICAL } \\ & \text { AND } \end{aligned}$ | ORW | LOGICAL OR |
|  |  | ORWL | DOUBLE LOGICAL OR | XORW | $\begin{aligned} & \hline \text { EXCLUSIVE } \\ & \text { OR } \end{aligned}$ | XORL | DOUBLE EXCLUSIVE OR |
|  |  | XNRW | $\begin{aligned} & \hline \text { EXCLUSIVE } \\ & \text { NOR } \end{aligned}$ | XNRL | DOUBLE EXCLUSIVE NOR | --- | --- |
|  | Complement | COM | COMPLEMENT | COML | DOUBLE COMPLEMENT | --- | --- |
| Special math instructions | --- | APR | ARITHMETIC PROCESS | BCNT | BIT COUNTER | AXIS | VIRTUAL AXIS |
| Floatingpoint math instructions | Floating point/ binary convert | FIX | FLOATING TO 16-BIT 16-BIT | FIXL | $\begin{aligned} & \text { FLOATING TO } \\ & \text { 32-BIT } \end{aligned}$ | FLT | $\begin{aligned} & \text { 16-BIT TO } \\ & \text { FLOATING } \end{aligned}$ |
|  |  | FLTL | $\begin{aligned} & \hline \text { 32-BIT TO } \\ & \text { FLOATING } \end{aligned}$ | --- | --- | --- | --- |
|  | Floating- point basic math | +F | FLOATINGPOINT ADD | -F | $\begin{aligned} & \text { FLOATING- } \\ & \text { POINT } \\ & \text { SUBTRACT } \end{aligned}$ | /F | $\begin{aligned} & \text { FLOATING- } \\ & \text { POINT } \\ & \text { DIVIDE } \end{aligned}$ |
|  |  | *F | FLOATINGPOINT MULTIPLY | --- | --- | --- | --- |
|  | Floating- point trigonometric | RAD | $\begin{aligned} & \text { DEGREES TO } \\ & \text { RADIANS } \end{aligned}$ | DEG | RADIANS TO DEGREES | SIN | SINE |
|  |  | cos | COSINE | TAN | TANGENT | ASIN | ARC SINE |
|  |  | ACOS | ARC COSINE | ATAN | $\begin{aligned} & \text { ARC TAN- } \\ & \text { GENT } \end{aligned}$ | --- | --- |
|  | Floating- point math | SQRT | SQUARE ROOT | EXP | EXPONENT | LOG | LOGARITHM |
|  |  | PWR | EXPONENTIAL POWER | --- | --- | --- | --- |
|  | Symbol comparison and conversion* | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & =,<>,<,<=,>, \\ & >=+F \end{aligned}$ | Symbol comparison (sin-gle-precision floating point) | --- | --- | --- | --- |


| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Double-precision float-ing- point instructions* | Floating point/ binary convert | FIXD | DOUBLE <br> FLOATING TO 16-BIT | FIXLD | DOUBLE <br> FLOATING TO 32-BIT | DBL | $\begin{aligned} & \text { 16-BIT TO } \\ & \text { DOUBLE } \\ & \text { FLOATING } \end{aligned}$ |
|  |  | DBLL | $\begin{aligned} & \text { 32-BIT TO } \\ & \text { DOUBLE } \\ & \text { FLOATING } \end{aligned}$ | --- | --- | --- | --- |
|  | Floating- point basic math | +D | $\begin{array}{\|l} \hline \text { DOUBLE } \\ \text { FLOATING- } \\ \text { POINT ADD } \end{array}$ | -D | DOUBLE <br> FLOATINGPOINT <br> SUBTRACT | /D | DOUBLE FLOATINGPOINT DIVIDE |
|  |  | *D | DOUBLE FLOATINGPOINT MULTIPLY | --- | --- | --- | --- |
|  | Floating- point trigonometric | RADD | DOUBLE DEGREESTO RADIANS | DEGD | $\begin{aligned} & \text { DOUBLE } \\ & \text { RADIANS TO } \\ & \text { DEGREES } \end{aligned}$ | SIND | DOUBLE SINE |
|  |  | COSD | $\begin{aligned} & \text { DOUBLE } \\ & \text { COSINE } \end{aligned}$ | TAND | DOUBLE <br> TANGENT | ASIND | DOUBLE ARC SINE |
|  |  | ACOSD | DOUBLE ARC COSINE | ATAND | DOUBLE ARC TANGENT | --- | --- |
|  | Floating- point math | SQRTD | DOUBLE SQUARE ROOT | EXPD | $\begin{array}{\|l} \text { DOUBLE } \\ \text { EXPONENT } \end{array}$ | LOGD | $\begin{aligned} & \hline \text { DOUBLE } \\ & \text { LOGARITHM } \end{aligned}$ |
|  |  | PWRD | DOUBLE EXPONENTIAL POWER | --- | --- | --- | --- |
|  | Symbol comparison | $\begin{aligned} & \text { LD, AND, OR } \\ & + \\ & =,<>,<,<=,>, \\ & >=+ \text { D } \end{aligned}$ | Symbol comparison (dou-ble-precision floating point) | --- | --- | --- | --- |
| Table data processing instructions | Record-to-word processing | MAX | FIND MAXIMUM | MIN | FIND MINIMUM | --- | --- |
| Data control instructions | --- | SCL | SCALING | SCL2 | SCALING 2 | SCL3 | SCALING 3 |
|  |  | AVG | AVERAGE | --- | --- | --- | --- |
| Subroutines instructions | --- | SBS | SUBROUTINE CALL | MCRO | MACRO | SBN | SUBROUTINE ENTRY |
|  |  | RET | $\begin{array}{\|l} \hline \text { SUBROU- } \\ \text { TINE } \\ \text { RETURN } \\ \hline \end{array}$ | JSB | JUMP TO SUBROUTINE | --- | --- |
| Interrupt control instructions | --- | MSKS | SET <br> INTERRUPT MASK | MSKR | READ INTERRUPT MASK | CLI | CLEAR INTERRUPT |
|  |  | DI | DISABLE INTERRUPTS | El | ENABLE INTERRUPTS | STIM | INTERVAL TIMER |
| High-speed counter/ pulse output instructions | --- | INI | $\begin{aligned} & \text { MODE CON- } \\ & \text { TROL } \end{aligned}$ | PRV | HIGH-SPEED COUNTERPV READ | --- | --- |
|  |  | CTBL | COMPARISON TABLE LOAD | SPED | SPEED OUTPUT | PULS | SET PULSES |
|  |  | PLS2 | PULSE OUTPUT | ACC | ACCELERATION CONTROL | --- | --- |
| Step instructions | --- | STEP | STEP DEFINE | SNXT | STEP START |  |  |
| I/O Refresh instructions | --- | IORF | I/O REFRESH | --- | --- | --- | --- |
| Serial com-munications instructions | --- | TXD | TRANSMIT | RXD | RECEIVE | STUP | CHANGE SERIALPORT SETUP |
| Debugging instructions | --- | TRSM | TRACE MEMORY SAMPLING | --- | --- | --- | --- |


| Classification | Sub-class | Mnemonic | Instruction | Mnemonic | Instruction | Mnemonic | Instruction |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Failure diagnosis instructions | --- | FAL | FAILURE ALARM | FALS | SEVERE FAILURE ALARM | --- | --- |
| Other instructions | --- | STC | SET CARRY | CLC | CLEAR CARRY | --- | --- |
| Block programming instructions | Define block program area | BPRG | BLOCK PROGRAM BEGIN | BEND | BLOCK PROGRAM END | --- | --- |
|  | IF branch processing | IF bit_address | $\begin{array}{\|l\|} \hline \text { CONDI- } \\ \text { TIONAL } \\ \text { BLOCK } \\ \text { BRANCHING } \end{array}$ | IF NOT bit_address | CONDI- <br> TIONAL BLOCK BRANCHING (NOT) | ELSE | CONDI- <br> TIONAL BLOCK BRANCHING (ELSE) |
|  |  | IEND | CONDI- <br> TIONAL BLOCK BRANCHING END | --- | --- | --- | --- |
| Special Function Block Instructions | --- | GETID | GET VARIABLE ID | --- | --- | --- | --- |

## 2-2 Instruction Functions

## 2-2-1 Sequence Input Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| LOAD <br> LD <br> @LD <br> \%LD |  | Indicates a logical start and creates an ON/OFF execution condition based on the ON/OFF status of the specified operand bit. | Start of logic <br> Not required | 95 |
| LOAD NOT <br> LD NOT <br> @ LD NOT <br> \%LD NOT |  | Indicates a logical start and creates an ON/OFF execution condition based on the reverse of the ON/OFF status of the specified operand bit. | Start of logic <br> Not required | 97 |
| AND <br> AND <br> @ AND <br> \%AND | $H \mid$ | Takes a logical AND of the status of the specified operand bit and the current execution condition. | Continues on rung Required | 99 |
| AND NOT <br> AND NOT <br> @ AND NOT <br> \%AND NOT | $1 / 2$ | Reverses the status of the specified operand bit and takes a logical AND with the current execution condition. | Continues on rung Required | 101 |
| OR <br> OR <br> @ OR <br> \%OR |  | Takes a logical OR of the ON/OFF status of the specified operand bit and the current execution condition. | Continues on rung Required | 102 |
| OR NOT <br> OR NOT <br> @ OR NOT <br> \%OR NOT | Bus bar | Reverses the status of the specified bit and takes a logical OR with the current execution condition | Continues on rung Required | 104 |
| AND LOAD AND LD | Logic block-Logic block | Takes a logical AND between logic blocks. | Continues on rung Required | 105 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| OR LOAD ORLD | Logic block | Takes a logical OR between logic blocks. | Continues on rung <br> Required | 107 |
| $\begin{array}{\|lr\|} \hline \text { NOT } & \\ & \text { NOT } \\ & 520 \\ \hline \end{array}$ | --- | Reverses the execution condition. | Continues on rung Required | 111 |
| CONDITION ON | UP(521) | UP(521) turns ON the execution condition for one cycle when the execution condition goes from OFF to ON. | Continues on rung <br> Required | 112 |
| CONDITION OFF DOWN 522 | DOWN(522) | DOWN(522) turns ON the execution condition for one cycle when the execution condition goes from ON to OFF. | Continues on rung Required | 112 |
| BIT TEST $\begin{array}{r} \text { LD TST } \\ 350 \end{array}$ | S: Source word N : Bit number | LD TST(350), AND TST(350), and OR TST(350) are used in the program like LD, AND, and OR; the execution condition is ON when the specified bit in the specified word is ON and OFF when the bit is OFF. | Continues on rung <br> Not required | 113 |
| BIT TEST $\begin{array}{r} \text { LD TSTN } \\ 351 \end{array}$ | S: Source word N: Bit number | LD TSTN(351), AND TSTN(351), and OR TSTN(351) are used in the program like LD NOT, AND NOT, and OR NOT; the execution condition is OFF when the specified bit in the specified word is ON and ON when the bit is OFF. | Continues on rung <br> Not required | 113 |
| BIT TEST <br> AND TST | S: Source word N : Bit number | LD TST(350), AND TST(350), and OR TST(350) are used in the program like LD, AND, and OR; the execution condition is ON when the specified bit in the specified word is ON and OFF when the bit is OFF. | Continues on rung Required | 113 |
| BIT TEST <br> AND TSTN 351 | S: Source word <br> N : Bit number | LD TSTN(351), AND TSTN(351), and OR TSTN(351) are used in the program like LD NOT, AND NOT, and OR NOT; the execution condition is OFF when the specified bit in the specified word is ON and ON when the bit is OFF. | Continues on rung Required | 113 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| BIT TEST <br> OR TST <br> 350 | TST(350) <br> S <br> N <br> S: Source word $\mathbf{N}$ : Bit number | LD TST(350), AND TST(350), and OR TST(350) are used in the program like LD, AND, and OR; the execution condition is ON when the specified bit in the specified word is ON and OFF when the bit is OFF. | Continues on rung Required | 113 |
| BIT TEST <br> OR TSTN 351 | S: Source word N: Bit number | LD TSTN(351), AND TSTN(351), and OR TSTN(351) are used in the program like LD NOT, AND NOT, and OR NOT; the execution condition is OFF when the specified bit in the specified word is ON and ON when the bit is OFF. | Continues on rung Required | 113 |

## 2-2-2 Sequence Output Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| OUTPUT <br> OUT |  | Outputs the result (execution condition) of the logical processing to the specified bit. | Output <br> Required | 117 |
| OUTPUT NOT OUT NOT |  | Reverses the result (execution condition) of the logical processing, and outputs it to the specified bit. | Output Required | 118 |
| KEEP <br> KEEP <br> 011 | $\begin{aligned} & \text { S (Set) } \frac{\operatorname{KEEP}(011)}{\square} \mathrm{B} \\ & \text { R (Reset) } \\ & \text { B: Bit } \end{aligned}$ | Operates as a latching relay. | Output Required | 119 |
| DIFFERENTIATE UP <br> DIFU <br> 013 | $\operatorname{DIFU}(013)$ <br> B <br> B: Bit | DIFU(013) turns the designated bit ON for one cycle when the execution condition goes from OFF to ON (rising edge). <br> Execution condition <br> Status of B | Output Required | 122 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DIFFERENTIATE DOWN <br> DIFD <br> 014 | $\begin{array}{\|c\|} \hline \text { DIFD(014) } \\ \hline \text { B }: \text { Bit } \\ \hline \end{array}$ | DIFD(014) turns the designated bit ON for one cycle when the execution condition goes from ON to OFF (falling edge). | Output Required | 122 |
| SINGLE BIT OUTPUT <br> OUTB <br> @ OUTB | OUTB(534) <br> $D$ <br> $N$ <br> D: Word address N : Bit number | OUTB(534) outputs the result (execution condition) of the logical processing to the specified bit. <br> Unlike the OUT instruction, OUTB(534) can be used to control a bit in a DM or EM word. | Output Required | 132 |
| SET |  <br> B: Bit <br> B | SET turns the operand bit ON when the execution condition is ON. | Output Required | 125 |
| RESET $\begin{aligned} & \text { RSET } \\ & \text { @RSET } \\ & \text { \%RSET } \end{aligned}$ |  <br>  <br> BSET Bit | RSET turns the operand bit OFF when the execution condition is ON. | Output Required | 125 |
| MULTIPLE BIT SET <br> SETA <br> @SETA 530 | $\operatorname{SETA}(530)$ <br> $D$ <br> $N 1$ <br> $N 2$ <br> D: Beginning word <br> N1: Beginning bit N2: Number of bits | SETA(530) turns ON the specified number of consecutive bits. | Output Required | 126 |
| MULTIPLE BIT RESET <br> RSTA @RSTA 531 | $R S T A(531)$ <br> $D$ <br> $N 1$ <br> $N 2$ <br> D: Beginning word <br> N1: Beginning bit N2: Number of bits | RSTA(531) turns OFF the specified number of consecutive bits. | Output Required | 126 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SINGLE BIT SET <br> SETB <br> @ SETB | $\operatorname{SETB}(532)$ <br> $D$ <br> $N$ <br> D: Word address N : Bit number | SETB(532) turns ON the specified bit in the specified word when the execution condition is ON. <br> Unlike the SET instruction, SETB(532) can be used to set a bit in a DM or EM word. | Output Required | 129 |
| SINGLE BIT RESET <br> RSTB <br> @ RSTB | $\operatorname{RSTB}(533)$ <br> $D$ <br> $N$ <br> D: Word address N: Bit number | RSTB(533) turns OFF the specified bit in the specified word when the execution condition is ON. <br> Unlike the RSET instruction, RSTB(533) can be used to reset a bit in a DM or EM word. | Output Required | 129 |

## 2-2-3 Sequence Control Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| END $\begin{array}{r} \text { END } \\ 001 \end{array}$ | - END(001) | Indicates the end of a program. | Output Not required | 134 |
| NO OPERATION NOP 000 |  | This instruction has no function. (No processing is performed for NOP(000).) | Output Not required | 134 |
| INTERLOCK $\begin{array}{r} \text { IL } \\ 002 \end{array}$ | IL(002) | Interlocks all outputs between IL(002) and ILC(003) when the execution condition for IL(002) is OFF. IL(002) and ILC(003) are normally used in pairs. | Output Required | 135 |
| INTERLOCK CLEAR | ILC(003) | Indicates the end to an interlocked program section. All outputs between IL(002) and ILC(003) are interlocked when the execution condition for IL(002) is OFF. IL(002) and ILC(003) are normally used in pairs. | Output Not required | 135 |
| JUMP <br> JMP <br> 004 | $\mathrm{JMP}(004)$ <br> N <br> N: Jump number | When the execution condition for $\mathrm{JMP}(004)$ is OFF, program execution jumps directly to the first $\mathrm{JME}(005)$ in the program with the same jump number. $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$ are used in pairs. | Output Required | 138 |
| JUMP END <br> JME <br> 005 | $\mathrm{JME}(005)$ <br> N <br> $\mathrm{N}:$ Jump number | Indicates the end of a jump initiated by JMP(004). | Output <br> Not required | 138 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| CONDITIONAL JUMP <br> CJP <br> 510 | $-\frac{\operatorname{CJP}(510)}{\mathrm{N}}$ <br> N: Jump number | The operation of $\operatorname{CJP}(510)$ is the basically the opposite of $\mathrm{JMP}(004)$. When the execution condition for $\operatorname{CJP}(510)$ is ON , program execution jumps directly to the first JME(005) in the program with the same jump number. $\operatorname{CJP}(510)$ and $\operatorname{JME}(005)$ are used in pairs. | Output Required | 141 |
| CONDITIONAL JUMP <br> CJPN 511 | $\operatorname{CJPN}(511)$ <br> N <br> N: Jump number | The operation of CJPN(511) is almost identical to JMP(004). When the execution condition for CJP(004) is OFF, program execution jumps directly to the first JME(005) in the program with the same jump number. CJPN(511) and $\operatorname{JME}(005)$ are used in pairs. | Output <br> Not required | 141 |
| MULTIPLE JUMP <br> JMPO 515 | JMP0(515) | When the execution condition for $\mathrm{JMPO}(515)$ is OFF, all instructions from $\mathrm{JMPO}(515)$ to the next $\mathrm{JMEO}(516)$ in the program are processed as $\operatorname{NOP}(000)$. Use $\mathrm{JMPO}(515)$ and $\mathrm{JMEO}(516)$ in pairs. There is no limit on the number of pairs that can be used in the program. | Output Required | 145 |
| MULTIPLE JUMP END <br> JMEO <br> 516 | JME0(516) | When the execution condition for JMPO(515) is OFF, all instructions from $\mathrm{JMPO}(515)$ to the next $\mathrm{JMEO}(516)$ in the program are processed as $\operatorname{NOP}(000)$. Use $\mathrm{JMPO}(515)$ and $\mathrm{JMEO}(516)$ in pairs. There is no limit on the number of pairs that can be used in the program. | Output <br> Not required | 145 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| FOR-NEXT LOOPS $\begin{array}{r} \text { FOR } \\ 512 \end{array}$ | $\operatorname{FOR}(512)$ <br> N <br> N : Number of loops | The instructions between FOR(512) and NEXT(513) are repeated a specified number of times. $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are used in pairs. | Output <br> Not required | 147 |
| BREAK LOOP <br> BREAK <br> 514 | BREAK(514) | Programmed in a FOR-NEXT loop to cancel the execution of the loop for a given execution condition. The remaining instructions in the loop are processed as $\mathrm{NOP}(000)$ instructions. | Output Required | 150 |
| FOR-NEXT LOOPS <br> NEXT <br> 513 | NEXT(513) | The instructions between $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are repeated a specified number of times. $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are used in pairs. | Output <br> Not required | 147 |

## 2-2-4 Timer and Counter Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| TIMER $\begin{array}{r} \text { TIM } \\ (\mathrm{BCD}) \end{array}$ | TIM <br> $N$ <br> $S$ <br> N : Timer number <br> S: Set value | TIM operates a decrementing timer with units of $0.1-\mathrm{s}$. The setting range for the set value (SV) is 0 to 999.9 s (BCD). <br> When Timer Input Turns OFF before Completion Flag Turns ON <br> Timer input <br> Timer PV <br> Completion <br> ON <br> Flag <br> OFF | Output Required | 153 |
| HIGH-SPEED <br> TIMER <br> TIMH <br> 015 <br> (BCD) | $\mathrm{TIMH}(015)$ <br> N <br> S <br> N : Timer number S: Set value | TIMH(015) operates a decrementing timer with units of $10-\mathrm{ms}$. The setting range for the set value (SV) is 0 to $99.99 \mathrm{~s}(\mathrm{BCD})$. <br> When Timer Input Turns OFF before Completion Flag Turns ON | Output <br> Required | 156 |
| ONE-MS TIMER <br> TMHH <br> 540 <br> (BCD) | $T M H H(540)$ <br> $N$ <br> $S$ <br> N : Timer number <br> S: Set value | TMHH(540) operates a decrementing timer with units of 1-ms. The setting range for the set value (SV) is 0 to 9.999 s (BCD). <br> The timing charts for $\mathrm{TMHH}(540)$ are the same as those given above for $\operatorname{TIMH}(015)$. | Output Required | 158 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| COUNTER $\begin{gathered} \text { CNT } \\ (\mathrm{BCD}) \end{gathered}$ | CountCNT <br> input <br>  <br>  <br> Reset <br> input <br> in <br> N: Counter <br> number <br> S: Set value | CNT operates a decrementing counter. The setting range for the set value (SV) is 0 to 9,999 (BCD). | Output Required | 160 |
| REVERSIBLE COUNTER <br> CNTR <br> 012 <br> (BCD) |  <br> N : Counter number <br> S: Set value | CNTR(012) operates a reversible counter. The counter is incremented on the increment input and decremented on the decrement input. | Output <br> Required | 163 |

## 2-2-5 Comparison Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| Symbol Comparison (Unsigned) <br> LD, AND, OR + =, <>, <, <=, >, >= $300(=)$ $305(>)$ $310(<)$ $315(<)$ 320 $325(>)$ 32 | Symbol \& options <br> $S_{1}$ <br> $S_{2}$ <br> $\mathrm{S}_{1}$ : Comparison data 1 <br> $\mathrm{S}_{2}$ : Comparison data 2 | Symbol comparison instructions (unsigned) compare two values (constants and/or the contents of specified words) in 16-bit binary data and create an ON execution condition when the comparison condition is true. There are three types of symbol comparison instructions, LD (LOAD), AND, and OR. <br> OR | LD: Start of logic, Not required AND, OR: Continues on rung, Required | 167 |
| Symbol Comparison (Doubleword, unsigned) LD, AND, OR + =, $<>,<,<=,>,>=+$ $\begin{array}{r} 301(=) \\ 306(<>) \\ 311(<) \\ 316(<) \\ 321(>) \\ 326(>) \end{array}$ | $\mathrm{S}_{1}$ : Comparison data 1 $\mathbf{S}_{\mathbf{2}}$ : Comparison data 2 | Symbol comparison instructions (double-word, unsigned) compare two values (constants and/or the contents of specified double-word data) in unsigned 32-bit binary data and create an ON execution condition when the comparison condition is true. There are three types of symbol comparison instructions, LD (LOAD), AND, and OR. | LD: Start of logic, Not required AND, OR: Continues on rung, Required | 167 |
| $\begin{array}{\|r} \hline \begin{array}{l} \text { Symbol Compari- } \\ \text { son (Signed) } \end{array} \\ \text { LD, AND, OR }+=, \\ <>,<,<=,>,>= \\ +S \\ 302(=) \\ 307(<>) \\ 312(<) \\ 317(<) \\ 322(>) \\ 327(>=) \\ \hline \end{array}$ | $\mathrm{S}_{1}$ : Comparison data 1 <br> $\mathbf{S}_{2}$ : Comparison data 2 | Symbol comparison instructions (signed) compare two values (constants and/or the contents of specified words) in signed 16-bit binary (4digit hexadecimal) and create an ON execution condition when the comparison condition is true. There are three types of symbol comparison instructions, LD (LOAD), AND, and OR. | LD: Start of logic, Not required AND, OR: Continues on rung, Required | 167 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| Symbol Comparison (Doubleword, signed) <br> LD, AND, OR + =, $<>,<,<=,>,>=$ $+S L$ $303(=)$ $308(<>)$ $313(<)$ $318(<)$ $323(>)$ $328(>=)$ | $\mathrm{S}_{1}$ : Comparison data 1 <br> $\mathrm{S}_{\mathbf{2}}$ : Comparison data 2 | Symbol comparison instructions (double-word, signed) compare two values (constants and/or the contents of specified double-word data) in signed 32 -bit binary ( 8 -digit hexadecimal) and create an ON execution condition when the comparison condition is true. There are three types of symbol comparison instructions, LD (LOAD), AND, and OR. | LD: Start of logic, Not required AND, OR: Continues on rung, Required | 167 |
| UNSIGNED COMPARE $\begin{array}{r} \text { CMP } \\ 020 \end{array}$ | $\operatorname{CMP}(020)$ <br> $S_{1}$ <br> $S_{2}$ <br> S1: Comparison data 1 <br> S2: Comparison data 2 | Compares two unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area. | Output Required | 172 |
| DOUBLE UNSIGNED COMPARE <br> CMPL 060 | $\begin{array}{\|c\|} \hline \text { CMPL(060) } \\ \hline \mathrm{S}_{1} \\ \hline \mathrm{~S}_{2} \\ \hline \end{array}$ <br> S1: Comparison data 1 <br> S2: Comparison data 2 | Compares two double unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area. | Output Required | 175 |
| SIGNED BINARY COMPARE <br> CPS <br> 114 | $\operatorname{CPS}(114)$ <br> $S_{1}$ <br> $S_{2}$ <br> S1: Comparison data 1 <br> S2: Comparison data 2 | Compares two signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area. | Output Required | 177 |
| DOUBLE SIGNED BINARY COMPARE <br> CPSL 115 | $\operatorname{CPSL}(115)$ <br> $S_{1}$ <br> $S_{2}$ <br> S1: Comparison data 1 <br> S2: Comparison data 2 | Compares two double signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area. | Output Required | 180 |
| MULTIPLE COMPARE <br> MCMP <br> @MCMP 019 | MCMP(019) <br> $S_{1}$ <br> $S_{2}$ <br> $R$ <br> S1: 1st word of set 1 <br> S2: 1st word of set 2 <br> R: Result word | Compares 16 consecutive words with another 16 consecutive words and turns ON the corresponding bit in the result word where the contents of the words are not equal. | Output Required | 182 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| TABLE COMPARE <br> TCMP <br> @TCMP 085 | $T C M P(085)$ <br> $S$ <br> $T$ <br> $R$ <br> S: Source data T: 1st word of table <br> R: Result word | Compares the source data to the contents of 16 words and turns ON the corresponding bit in the result word when the contents are equal. | Output Required | 185 |
| UNSIGNED BLOCK COMPARE <br> BCMP <br> @BCMP <br> 068 | $\mathrm{BCMP}(068)$ <br> S <br> T <br> R <br> S: Source data T: 1st word of table <br> R: Result word | Compares the source data to 16 ranges (defined by 16 lower limits and 16 upper limits) and turns ON the corresponding bit in the result word when the source data is within the range. | Output Required | 187 |
| EXPANDED BLOCK COMPARE <br> BCMP2 <br> @BCMP2 502 | BCMP2(502) <br> $S$ <br> $T$ <br> $R$ <br> S: Source data T: 1st word of block <br> R: Result word | Compares the source data to up to 256 ranges (defined by upper and lower limits) and turns ON the corresponding bit in the result word when the source data is within a range. | Output Required | 190 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| AREA RANGE COMPARE | ZCP(088) | Compares the 16-bit unsigned binary value in CD (word contents or constant) to the range defined by LL and UL and outputs the results to the Arithmetic Flags in the Auxiliary Area. | Output Required | 193 |
|  | CD |  |  |  |
|  | LL |  |  |  |
|  | UL |  |  |  |
|  | CD: Compare data (1 word) LL: Lower limit of range UL: Upper limit of range |  |  |  |
| DOUBLE AREA RANGE COMPARE$\begin{array}{r} \text { ZCPL } \\ 116 \end{array}$ | ZCPL(116) | Compares the 32-bit unsigned binary value in CD and CD+1 (word contents or constant) to the range defined by LL and UL and outputs the results to the Arithmetic Flags in the Auxiliary Area. | Output Required | 196 |
|  | CD |  |  |  |
|  | LL |  |  |  |
|  | UL |  |  |  |
|  | CD: Compare data (2 words) LL: Lower limit of range UL: Upper limit of range |  |  |  |

## 2-2-6 Data Movement Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| MOVE <br> MOV @MOV 021 | $\operatorname{MOV}(021)$ <br> $S$ <br> $D$ <br> S: Source <br> D: Destination | Transfers a word of data to the specified word. | Output Required | 199 |
| DOUBLE MOVE <br> MOVL <br> @MOVL <br> 498 | $\operatorname{MOVL}(498)$ <br> S <br> D <br> S: 1st source word <br> D: 1st destination word | Transfers two words of data to the specified words. | Output Required | 201 |


| Instruction <br> Mnemonic <br> Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| MOVE NOT <br> MVN <br> @MVN <br> 022 | $\operatorname{MVN}(022)$ <br> S <br> D <br> S: Source <br> D: Destination | Transfers the complement of a word of data to the specified word. | Output Required | 200 |
| DOUBLE MOVE NOT <br> MVNL <br> @MVNL 499 | $\begin{aligned} & -\quad \end{aligned}$ | Transfers the complement of two words of data to the specified words. | Output Required | 203 |
| MOVE BIT <br> MOVB <br> @MOVB <br> 082 | $\operatorname{MOVB}(082)$ <br> $S$ <br> $C$ <br> $D$ <br> S: Source word or data <br> C: Control word <br> D: Destination word | Transfers the specified bit. | Output Required | 204 |
| MOVE DIGIT MOVD @MOVD 083 | MOVD(083) <br>  <br> S <br> C <br> S <br> Saurce word or <br> data <br> C: Control word <br> D: Destination <br> word | Transfers the specified digit or digits. (Each digit is made up of 4 bits.) | Output Required | 206 |
| MULTIPLE BIT TRANSFER <br> XFRB <br> @XFRB <br> 062 | XFRB(062) <br> $C$ <br> $S$ <br> $D$ <br> C: Control word <br> S: 1st source word <br> D: 1st destination word | Transfers the specified number of consecutive bits. | Output Required | 208 |



| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DATA COLLECT COLL @COLL 081 | $\operatorname{COLL}(081)$ <br> Bs <br> Of <br> D <br> Bs: Source base address Of: Offset D: Destination word | Transfers the source word (calculated by adding an offset value to the base address) to the destination word. | Output Required | 219 |
| MOVE TO REGISTER <br> MOVR <br> @MOVR <br> 560 | MOVR(560) <br>  <br> S <br> D <br> S: Source <br> (diesired word or <br> bit) <br> D: Destination <br> (Index Register) | Sets the internal I/O memory address of the specified word, bit, or timer/counter Completion Flag in the specified Index Register. (Use MOVRW(561) to set the internal I/O memory address of a timer/counter PV in an Index Register.) | Output Required | 221 |
| MOVE TIMER/ COUNTER PV TO REGISTER <br> MOVRW <br> @MOVRW 561 | MOVRW(561) <br> S <br> D <br> S: Source <br> (desired TC <br> number) <br> D: Destination <br> (Index Register) | Sets the internal I/O memory address of the specified timer or counter's PV in the specified Index Register. (Use MOVR(560) to set the internal I/O memory address of a word, bit, or timer/counter Completion Flag in an Index Register.) | Output Required | 222 |

## 2-2-7 Data Shift Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SHIFT REGISTER <br> SFT <br> 010 |  <br> St: Starting word E: End word | Operates a shift register. | Output Required | 225 |
| REVERSIBLE <br> SHIFT REGISTER <br> SFTR <br> @SFTR <br> 084 | $\operatorname{SFTR}(084)$ <br> C <br> St <br> E <br> C: Control word <br> St: Starting word <br> E: End word | Creates a shift register that shifts data to either the right or the left. | Output Required | 227 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| ASYNCHRONOUS SHIFT REGISTER $\begin{array}{r} \text { ASFT } \\ \text { @AST } \\ 017 \end{array}$ | ASFT(017) <br> C <br> St <br> E <br> C: Control word <br> St: Starting word <br> E: End word | Shifts all non-zero word data within the specified word range either towards St or toward E, replacing 0000Hex word data. | Output Required | 230 |
| WORD SHIFT WSFT @WSFT 016 | WSFT(016) <br> $S$ <br> $S t$ <br> $E$ <br> S: Source word <br> St: Starting word <br> E: End word | Shifts data between St and E in word units. | Output Required | 232 |
| ARITHMETIC SHIFT LEFT <br> ASL @ASL 025 | $\mathrm{ASL}(025)$ <br> Wd <br> Wd: Word | Shifts the contents of Wd one bit to the left. | Output Required | 233 |
| DOUBLE SHIFT LEFT <br> ASLL @ASLL 570 | ASLL(570) <br> Wd <br> Wd: Word | Shifts the contents of Wd and $\mathrm{Wd}+1$ one bit to the left. | Output Required | 235 |
| ARITHMETIC SHIFT RIGHT <br> ASR <br> @ASR <br> 026 | ASR(026) <br> Wd <br> Wd: Word | Shifts the contents of Wd one bit to the right. | Output Required | 236 |
| $\left\|\begin{array}{rr} \text { DOUBLE SHIFT } \\ \text { RIGHT } & \\ & \text { ASRL } \\ & \text { @ASRL } \\ & 571 \end{array}\right\|$ | $\begin{array}{\|c\|} \hline \text { ASRL(571) } \\ \hline \mathrm{Wd} \\ \hline \end{array}$ <br> Wd: Word | Shifts the contents of $W d$ and $W d+1$ one bit to the right. | Output Required | 238 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
|  |  <br> Wd: Word | Shifts all Wd bits one bit to the left including the Carry Flag (CY). | Output Required | 239 |
| DOUBLE <br> ROTATE LEFT <br> ROLL <br> @ ROLL <br> 572 | $\begin{array}{\|c\|} \hline \operatorname{ROLL}(572) \\ \hline \mathrm{Wd} \\ \hline \end{array}$ <br> Wd: Word | Shifts all Wd and Wd +1 bits one bit to the left including the Carry Flag (CY). | Output Required | 241 |
| ROTATE LEFT WITHOUT CARRY <br> RLNC @ RLNC 574 | RLNC(574) <br> Wd <br> Wd: Word | Shifts all Wd bits one bit to the left not including the Carry Flag (CY). | Output Required | 245 |
| DOUBLE <br> ROTATE LEFT WITHOUT CARRY <br> RLNL @RLNL 576 | $\begin{array}{\|c\|} \hline \operatorname{RLNL}(576) \\ \hline \mathrm{Wd} \\ \hline \end{array}$ <br> Wd: Word | Shifts all Wd and Wd +1 bits one bit to the left not including the Carry Flag (CY). | Output Required | 247 |
| ROTATE RIGHT ROR <br> @ ROR <br> 028 | $\operatorname{ROR}(028)$ <br> Wd <br> Wd: Word | Shifts all Wd bits one bit to the right including the Carry Flag (CY). | Output Required | 242 |
| DOUBLE <br> ROTATE RIGHT <br> RORL <br> @RORL <br> 573 | $\operatorname{RORL}(573)$ <br> Wd <br> Wd: Word | Shifts all Wd and Wd +1 bits one bit to the right including the Carry Flag (CY). | Output Required | 244 |
| ROTATE RIGHT WITHOUT CARRY <br> RRNC <br> @ RRNC <br> 575 | $\operatorname{RRNC}(575)$ <br> Wd <br> Wd: Word | Shifts all Wd bits one bit to the right not including the Carry Flag (CY). The contents of the rightmost bit of Wd shifts to the leftmost bit and to the Carry Flag (CY). | Output Required | 248 |
| DOUBLE <br> ROTATE RIGHT WITHOUT CARRY <br> RRNL <br> @RRNL | $\begin{array}{\|c\|} \hline \mathrm{RRNL}(577) \\ \hline \mathrm{Wd} \\ \hline \end{array}$ <br> Wd: Word | Shifts all Wd and $\mathrm{Wd}+1$ bits one bit to the right not including the Carry Flag (CY). The contents of the rightmost bit of $\mathrm{Wd}+1$ is shifted to the leftmost bit of Wd, and to the Carry Flag (CY). | Output Required | 250 |
| ONE DIGIT SHIFT LEFT <br> SLD @SLD 074 | $\operatorname{SLD}(074)$ <br> $S t$ <br> $E$ <br> St: Starting word E: End word | Shifts data by one digit (4 bits) to the left. | Output Required | 251 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
|   <br> ONE DIGIT SHIFT  <br> RIGHT  <br>  SRD <br>  @RD <br>  075 | $\operatorname{SRD}(075)$ <br> $S t$ <br> $E$ <br> St: Starting word E: End word | Shifts data by one digit ( 4 bits) to the right. | Output Required | 253 |
| SHIFT N-BITS <br> LEFT <br> NASL <br> @ NASL <br> 580 | NASL(580) <br> $D$ <br> $C$ <br> D: Shift word <br> C: Control word | Shifts the specified 16 bits of word data to the left by the specified number of bits. | Output Required | 254 |
| DOUBLE SHIFT N-BITS LEFT <br> NSLL <br> @NSLL <br> 582 | NSLL(582) <br> $D$ <br> $C$ <br> D: Shift word <br> C: Control word | Shifts the specified 32 bits of word data to the left by the specified number of bits. | Output Required | 256 |
| SHIFT N-BITS  <br> RIGHT  <br>   <br> NASR  <br> @NASR  <br>  581 | NASR(581) <br> $D$ <br> $C$ <br> D: Shift word <br> C: Control word | Shifts the specified 16 bits of word data to the right by the specified number of bits. | Output Required | 259 |
| DOUBLE SHIFT N-BITS RIGHT <br> NSRL <br> @NSRL <br> 583 | NSRL(583) <br> $D$ <br> $C$ <br> D: Shift word <br> C: Control word | Shifts the specified 32 bits of word data to the right by the specified number of bits. | Output Required | 261 |

## 2-2-8 Increment/Decrement Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| INCREMENT BINARY $\begin{array}{r} ++ \\ \text { @+ } \\ 590 \end{array}$ | $++(590)$ <br> Wd <br> Wd: Word | Increments the 4-digit hexadecimal content of the specified word by 1. | Output Required | 265 |
| DOUBLE INCREMENT BINARY $\begin{array}{r} ++L \\ @++L \\ 591 \end{array}$ | Wd: Word | Increments the 8-digit hexadecimal content of the specified words by <br> 1. | Output Required | 267 |
| DECREMENT BINARY | Wd: Word | Decrements the 4-digit hexadecimal content of the specified word by 1. | Output Required | 269 |
| DOUBLE DECREMENT BINARY $\begin{array}{r} --L \\ @--L \\ 593 \end{array}$ | Wd: 1st word | Decrements the 8-digit hexadecimal content of the specified words by 1. | Output Required | 271 |
| INCREMENT BCD <br> ++B <br> @++B <br> 594 | $++\mathrm{B}(594)$ <br> Wd <br> Wd: Word | Increments the 4-digit BCD content of the specified word by 1 . <br> $+1$ <br> $\longrightarrow$ <br> Wd | Output Required | 273 |
| DOUBLE INCREMENT BCD $\begin{array}{r} ++\mathrm{BL} \\ \text { @++BL } \\ 595 \end{array}$ | $++\mathrm{BL}(595)$ <br> Wd <br> Wd: 1st word | Increments the 8-digit BCD content of the specified words by 1. | Output Required | 275 |
| DECREMENT BCD $\begin{array}{r} --\mathrm{B} \\ @--\mathrm{B} \\ 596 \end{array}$ | $--B(596)$ <br> $W d$ <br> Wd: Word | Decrements the 4-digit BCD content of the specified word by 1. | Output Required | 277 |
| DOUBLE DECREMENT BCD $\begin{array}{r} --B L \\ @--B L \\ 597 \end{array}$ | $--\mathrm{BL}(597)$ <br> Wd <br> Wd: 1st word | Decrements the 8 -digit BCD content of the specified words by 1 . | Output Required | 279 |

## 2-2-9 Symbol Math Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SIGNED BINARY ADD WITHOUT CARRY | $+(400)$ <br> $A u$ <br> $A d$ <br> $R$ <br> Au: Augend word Ad: Addend word R: Result word | Adds 4-digit (single-word) hexadecimal data and/or constants. | Output Required | 282 |
| DOUBLE <br> SIGNED BINARY <br> ADD WITHOUT CARRY $\begin{gathered} +\mathrm{L} \\ @+\mathrm{L} \\ 401 \end{gathered}$ | $+L(401)$ <br> $A u$ <br> $A d$ <br> $R$ <br> Au: 1st augend word <br> Ad: 1st addend word <br> R: 1st result word | Adds 8-digit (double-word) hexadecimal data and/or constants. | Output Required | 283 |
| SIGNED BINARY ADD WITH CARRY $\begin{array}{r} +\mathrm{C} \\ @+\mathrm{C} \\ 402 \end{array}$ | $+C(402)$ <br> $A u$ <br> $A d$ <br> $R$ <br> Au: Augend word Ad: Addend word R: Result word | Adds 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY). | Output Required | 285 |
| DOUBLE SIGNED BINARY ADD WITH CARRY $\begin{array}{r} +\mathrm{CL} \\ \text { @+CL } \\ 403 \end{array}$ | $+\mathrm{CL}(403)$ <br> Au <br> Ad <br> R <br> Au: 1st augend word <br> Ad: 1st addend word <br> R: 1st result word | Adds 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY). | Output Required | 287 |
| BCD ADD WITHOUT CARRY $\begin{array}{r} +\mathrm{B} \\ @+\mathrm{B} \\ 404 \end{array}$ | $+B(404)$ <br> $A u$ <br> $A d$ <br> $R$ <br> Au: Augend word Ad: Addend word R: Result word | Adds 4-digit (single-word) BCD data and/or constants. | Output Required | 289 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DOUBLE BCD ADD WITHOUT CARRY $\begin{array}{r} +\mathrm{BL} \\ @+\mathrm{BL} \\ 405 \end{array}$ | $\begin{array}{\|c\|} \hline+\mathrm{BL}(405) \\ \hline \mathrm{Au} \\ \hline \mathrm{Ad} \\ \hline \mathrm{R} \\ \hline \end{array}$ <br> Au: 1st augend word <br> Ad: 1st addend word <br> R: 1st result word | Adds 8-digit (double-word) BCD data and/or constants. | Output Required | 290 |
| BCD ADD WITH <br> CARRY <br>  <br>  <br> @+BC <br> 406 | $+\mathrm{BC}(406)$ <br> Au <br> Ad <br> R <br> Au: Augend word Ad: Addend word R: Result word | Adds 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY). | Output Required | 292 |
| DOUBLE BCD ADD WITH CARRY $\begin{array}{r} +\mathrm{BCL} \\ \text { @+BCL } \\ 407 \end{array}$ | $+\mathrm{BCL}(407)$ <br> Au <br> Ad <br> R <br> Au: 1st augend word <br> Ad: 1st addend word <br> R: 1st result word | Adds 8-digit (double-word) BCD data and/or constants with the Carry Flag (CY). <br> ON when there <br> CY <br> R+1 <br> R <br> (BCD) is a carry. | Output Required | 293 |
| SIGNED BINARY SUBTRACT WITHOUT CARRY | $-(410)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 4-digit (single-word) hexadecimal data and/or constants. <br> CY will turn ON <br> CY when there is a $\square$ (Signed binary) borrow. | Output Required | 295 |
| DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY $\begin{array}{r} -\mathrm{L} \\ @-L \\ 411 \end{array}$ | $-\mathrm{L}(411)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 8-digit (double-word) hexadecimal data and/or constants. | Output Required | 296 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SIGNED BINARY SUBTRACT WITH CARRY @-C $412$ | $-C(412)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 4-digit (single-word) hexadecimal data and/or constants with the Carry Flag (CY). <br> (Signed binary) | Output Required | 300 |
| DOUBLE SIGNED BINARY WITH CARRY $\begin{array}{r} -\mathrm{CL} \\ \text { @-CL } \\ 413 \end{array}$ | $-\mathrm{CL}(413)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY). | Output Required | 302 |
| BCD SUBTRACT WITHOUT CARRY | $-B(414)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 4-digit (single-word) BCD data and/or constants. | Output Required | 304 |
| DOUBLE BCD SUBTRACT WITHOUT CARRY $\begin{array}{r} -\mathrm{BL} \\ \text { @-BL } \\ 415 \end{array}$ | $-\mathrm{BL}(415)$ <br> Mi <br> Su <br> R <br> Mi: 1st minuend word <br> Su: 1st <br> subtrahend word <br> R: 1st result word | Subtracts 8-digit (double-word) BCD data and/or constants. borrow. | Output Required | 306 |
| BCD SUBTRACT WITH CARRY $\begin{array}{r} \text { @-BC } \\ 416 \end{array}$ | $-\mathrm{BC}(416)$ <br> Mi <br> Su <br> R <br> Mi: Minuend word Su: Subtrahend word <br> R: Result word | Subtracts 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY). | Output Required | 309 |


| Instruction Mnemonic Code | Symbol/Operand |  | Functi |  | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE BCD SUBTRACT WITH CARRY $\begin{array}{r} -\mathrm{BCL} \\ \text { @-BCL } \\ 417 \end{array}$ | $-\mathrm{BCL}(417)$ <br> Mi <br> Su <br> R <br> Mi: 1st minuend word <br> Su: 1st <br> subtrahend word <br> R: 1st result word | Subtracts 8-digit (double Carry Flag (CY). <br> CY will turn ON when there is a borrow. | rd) BCD <br> Mi <br> Su+ | ta and/or constants with the $\square$ $\square$ (BCD) $\square$ (BCD) CY $\square$ $\square$ (BCD) | Output <br> Required | 310 |
| SIGNED BINARY MULTIPLY $420$ | ${ }^{*}(420)$ <br> Md <br> Mr <br> R <br> Md: Multiplicand word <br> Mr: Multiplier word <br> R: Result word | Multiplies 4-digit signed <br> $\times$ <br> R +1 | xadecima <br> Md <br> Mr <br> R | and/or constants. <br> (Signed binary) (Signed binary) (Signed binary) | Output Required | 312 |
| DOUBLE SIGNED BINARY MULTIPLY | $* L(421)$ <br> $M d$ <br> $M r$ <br> $R$ <br> Md: 1st multiplicand word Mr: 1st multiplier word <br> R: 1st result word | Multiplies 8-digit signed $\qquad$ | adecima <br> Md + 1 $\mathrm{Mr}+1$ $R+1$ | ta and/or constants. | Output Required | 314 |
| UNSIGNED BINARY MULTIPLY $\begin{array}{r} * U \\ @ * U \\ 422 \end{array}$ | $* U(422)$ <br> $M d$ <br> $M r$ <br> $R$ <br> Md: Multiplicand word <br> Mr: Multiplier word <br> R: Result word | Multiplies 4-digit unsig $\times$ <br> $\mathrm{R}+1$ | hexade <br> Md <br> Mr <br> R | al data and/or constants. <br> (Unsigned binary) <br> (Unsigned binary) <br> (Unsigned binary) | Output Required | 315 |
| DOUBLE UNSIGNED BINARY MULTIPLY $\begin{array}{r} * \mathrm{UL} \\ @ * \mathrm{UL} \\ 423 \end{array}$ | $* \mathrm{UL}(423)$ <br> Md <br> Mr <br> R <br> Md: 1st <br> multiplicand word Mr: 1st multiplier word <br> R: 1st result word | Multiplies 8-digit unsign <br> $\times$ | hexadeci $M d+1$ $M r+1$ $R+1$ | data and/or constants. | Output Required | 317 |


| Instruction Mnemonic Code | Symbol/Operand |  | Function |  | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD MULTIPLY <br> $* \mathrm{~B}$ <br> $@ * \mathrm{~B}$ <br> 424 | ${ }^{*} B(424)$ <br> $M d$ <br> $M r$ <br> $R$ <br> Md: Multiplicand word <br> Mr: Multiplier word <br> R: Result word | Multiplies 4-digit (single-w <br> $\times$ <br> R +1 | BCD d <br> M <br>  <br> M <br> R | and/or constants. (BCD) (BCD) (BCD) | Output Required | 318 |
| DOUBLE BCD MULTIPLY $\begin{array}{r} * B L \\ @ * B L \\ 425 \end{array}$ | $* \mathrm{BL}(425)$ <br> Md <br> Mr <br> R <br> Md: 1st multiplicand word Mr: 1st multiplier word <br> R: 1st result word | Multiplies 8-digit (double- | d) $B C D$ <br> Md + 1 <br> Mr + 1 <br> R + 1 | nd/or constants. | Output Required | 320 |
| SIGNED BINARY <br> DIVIDE <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  | $/(430)$ <br> Dd <br> Dr <br> R <br> Dd: Dividend word Dr: Divisor word R: Result word | Divides 4-digit (single-wo constants. $\qquad$ $\square$ <br> Remainder | signed he $\square$ <br> R Quotien | decimal data and/or <br> (Signed binary) <br> (Signed binary) <br> (Signed binary) | Output Required | 321 |
| DOUBLE SIGNED BINARY DIVIDE $\begin{aligned} & \text { @/L } \\ & 431 \end{aligned}$ | $/ L(431)$ <br> $D d$ <br> $D r$ <br> $R$ <br> Dd: 1st dividend word <br> Dr: 1st divisor word <br> R: 1st result word | Divides 8-digit (double-w constants. |  | decimal data and/or $\square$ (Signed binary) <br> Dr <br> (Signed binary) <br> R (Signed binary) | Output Required | 323 |
| UNSIGNED BINARY DIVIDE @/U $432$ | $/ U(432)$ <br> $D d$ <br> $D r$ <br> $R$ <br> Dd: Dividend word <br> Dr: Divisor word <br> R: Result word | Divides 4-digit (single-wo constants. $\qquad$ <br> R +1 <br> Remainder | unsigned <br> Dd <br> Dr <br> R <br> Quotient | xadecimal data and/or <br> (Unsigned binary) <br> (Unsigned binary) <br> (Unsigned binary) | Output Required | 324 |


| Instruction | Symbol/Operand | Function |  |  |  |  |  | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE <br> UNSIGNED BINARY DIVIDE /UL @/UL 433 | $/ \mathrm{UL}(433)$ <br> Dd <br> Dr <br> $R$ <br> Dd: 1st dividend word <br> Dr: 1st divisor word <br> R: 1st result word | Divides 8constants. <br> $\div$ <br> $R+3$ | (double $R+2$ <br> nder | d) unsign <br> Dd + 1 <br> Dr + 1 <br> $R+1$ | Dd <br> Dr <br> $R$ | mal data and/or <br> (Unsigned binary) <br> (Unsigned binary) <br> (Unsigned binary) | Output Required | 326 |
| BCD DIVIDE <br> /B <br> @/B <br> 434 | $/ B(434)$ <br> $D d$ <br> $D r$ <br> $R$ <br> Dd: Dividend word <br> Dr: Divisor word R: Result word | Divides | igit (sing <br> $\div$ <br> Remai | ord) BCD | an <br> d $\qquad$ <br> ent | constants. <br> (BCD) <br> (BCD) <br> (BCD) | Output Required | 328 |
| DOUBLE BCD DIVIDE <br> /BL <br> @/BL <br> 435 | $/ \mathrm{BL}(435)$ <br> Dd <br> Dr <br> R <br> Dd: 1st dividend word Dr: 1st divisor word <br> R: 1st result word | Divides 8 | (doub |  | and <br> I $\square$ <br> uotie |  | Output Required | 329 |

## 2-2-10 Conversion Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| BCD-TO-BINARY BIN @BIN 023 | $\operatorname{BIN}(023)$ <br> $S$ <br> $R$ <br> S: Source word <br> R: Result word | Converts BCD data to binary data. <br> s $\square$ (BCD) $\longrightarrow R$ $\square$ (BIN) | Output Required | 331 |
| DOUBLE BCD-TO-DOUBLE BINARY <br> BINL @BINL 058 | $\operatorname{BINL}(058)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Converts 8-digit BCD data to 8-digit hexadecimal (32-bit binary) data. | Output Required | 333 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} \text { BINARY-TO-BCD } \\ \text { BCD } \\ \text { @CD } \\ 024 \end{array}$ | $B C D(024)$ <br> $S$ <br> $R$ <br> S: Source word <br> R: Result word | Converts a word of binary data to a word of BCD data. $\mathrm{s} \square(\mathrm{BIN})$ | Output Required | 334 |
| DOUBLE BINARY-TODOUBLE BCD <br> BCDL <br> @BCDL <br> 059 | $\operatorname{BCDL}(059)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Converts 8 -digit hexadecimal (32-bit binary) data to 8 -digit BCD data. | Output Required | 336 |
| 2'S COMPLEMENT | $N E G(160)$ <br> $S$ <br> $R$ <br> S: Source word <br> R: Result word | Calculates the 2's complement of a word of hexadecimal data. <br> 2's complement <br> (Complement +1) <br> (S) $\qquad$ (R) | Output Required | 338 |
| DOUBLE 2'S COMPLEMENT <br> NEGL <br> @NEGL 161 | NEGL(161) <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the 2's complement of two words of hexadecimal data. $(\mathrm{S}+1, \mathrm{~S}) \xrightarrow{\begin{array}{c} \text { 2's complement } \\ \text { (Complement }+1) \end{array}}(\mathrm{R}+1, \mathrm{R})$ | Output Required | 339 |
| ASCII CONVERT <br> ASC <br> @ASC <br> 086 | ASC(086) <br> $S$ <br> $D i$ <br> $D$ <br> S: Source word Di: Digit designator D: 1st destination word | Converts 4-bit hexadecimal digits in the source word into their 8-bit ASCII equivalents. | Output Required | 341 |



## 2-2-11 Logic Instructions

| Instruction Mnemonic Code | Symbol/Operand |  |  | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGICAL AND <br> ANDW <br> @ ANDW <br> 034 | $\mathrm{I}_{1}$ <br> $\mathrm{I}_{2}$ <br> R <br> 11: Input 1 $\mathbf{I}_{2}$ : Input 2 <br> R: Result word | Takes the data and/or | cal AND <br> nstants. | corresponding bits in single words of word | Output Required | 351 |
| DOUBLE <br> LOGICAL AND <br> ANDL <br> @ANDL <br> 610 | ANDL(610) <br> $\mathrm{I}_{1}$ <br> $\mathrm{I}_{2}$ <br> R <br> I In 1 <br> I2: Input 1 <br> R: Result word | Takes the data and/or$\left(I_{1}, I_{1}+1\right) .(1$$\mathbf{I}_{1}, I_{1}+1$ <br> 1 <br> 1 <br> 0 <br> 0 | cal AND nstants. | corresponding bits in double words of word | Output Required | 353 |
| LOGICAL OR ORW @ORW 035 | $\operatorname{ORW}(035)$ <br> $\mathrm{I}_{1}$ <br> $\mathrm{I}_{2}$ <br> R <br> 11: Input 1 <br> I2: Input 2 <br> R: Result word | Takes the data and/or$l_{1}+I_{2} \rightarrow R$$\mathbf{I}_{1}$ <br> 1 <br> 1 <br> 0 <br> 0 | cal OR of nstants. | rresponding bits in single words of word | Output Required | 354 |
| DOUBLE LOGICAL OR ORWL @ ORWL 611 | $\begin{array}{\|l\|} \hline \\ \hline \text { ORWL(611) } \\ \hline \mathrm{I}_{1} \\ \hline \mathrm{I}_{2} \\ \hline \mathrm{R} \\ \hline \mathrm{I}_{1} \text { : Input } 1 \\ \mathrm{I}_{2} \text { : Input 2 } \\ \text { R: Result word } \end{array}$ | Takes the data and/or | ical OR onstants. <br> $\left.\mathbf{I}_{\mathbf{2}}+\mathbf{1}\right) \rightarrow(\mathrm{R}$ <br> $\mathbf{I}_{\mathbf{2}}, \mathbf{I}_{\mathbf{2}}+\mathbf{1}$ <br> 1 <br> 0 <br> 1 <br> 0 | orresponding bits in double words of word | Output Required | 356 |
| EXCLUSIVE OR XORW @XORW 036 |  | Takes the of word da$\mathrm{I}_{1} \cdot \mathrm{~T}_{2}+\mathrm{T}_{1} \cdot \mathrm{I}_{2}$$l_{1}$ <br> 1 <br> 1 <br> 0 <br> 0 | ical exclu and/or con | e OR of corresponding bits in single words ants. | Output Required | 358 |


| Instruction <br> Mnemonic <br> Code | Symbol/Operand |  |  | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE EXCLUSIVE OR <br> @XORL 612 |  | Takes the of word da | $\begin{aligned} & \text { cal exclus } \\ & \text { nd/or cor } \\ & +\mathbf{+ 1 )}+\left(I_{1}, 1\right. \\ & \hline \mathbf{I}_{\mathbf{2}, \mathbf{I}_{\mathbf{2}}+1} \\ & \hline 1 \\ & \hline 0 \\ & \hline 1 \\ & \hline 0 \end{aligned}$ | OR of corresponding bits in double words ants. $\begin{gathered} \hline \mathbf{R}) .\left(I_{2}, I_{2}+1\right) \rightarrow(R, R+1) \\ \hline R, R+1 \\ \hline 0 \\ \hline 1 \\ \hline 1 \\ \hline 0 \\ \hline \end{gathered}$ | Output Required | 360 |
| EXCLUSIVE NOR XNRW @XNRW 037 |  | Takes the word data $\begin{array}{\|c} \boldsymbol{I}_{1} \cdot \mathrm{I}_{2}+\mathrm{T}_{1} \cdot \mathrm{~T}_{2} \\ \hline \mathrm{I}_{1} \\ \hline 1 \\ \hline 1 \\ \hline 0 \\ \hline 0 \\ \hline \end{array}$ | al exclus or consta | NOR of corresponding single words of | Output Required | 362 |
| DOUBLE EXCLUSIVE NOR <br> XNRL <br> @XNRL 613 |  | Takes the logical exclusive NOR of corresponding bits in double words of word data and/or constants.$\left(I_{1}, I_{1}+1\right) \cdot\left(I_{2}, I_{2}+1\right)+\left(I_{1}, I_{1}+1\right) \cdot\left(I_{2}, I_{2}+1\right) \rightarrow(R, R+1)$$\mathbf{l}_{\mathbf{1}}, \mathbf{l}_{\mathbf{1}}+\mathbf{1}$ $\mathbf{I}_{\mathbf{2}}, \mathbf{l}_{\mathbf{2}}+\mathbf{1}$ $\mathbf{R}, \mathbf{R + 1}$ <br> 1 1 1 <br> 1 0 0 <br> 0 1 0 <br> 0 0 1 |  |  | Output Required | 363 |
| COMPLEMENT COM @COM 029 | $\begin{array}{\|c\|} \hline \operatorname{COM}(029) \\ \hline \mathrm{Wd} \\ \hline \end{array}$ <br> Wd: Word | Turns OFF all ON bits and turns ON all OFF bits in Wd. $\mathrm{Wd} \rightarrow \mathrm{Wd}: 1 \rightarrow 0$ and $0 \rightarrow 1$ |  |  | Output <br> Required | 365 |
| DOUBLE COMPLEMENT <br> COML <br> @COML 614 | Wd: Word | Turns OFF all ON bits and turns ON all OFF bits in Wd and Wd+1$\overline{(\mathrm{Wd}+1, \mathrm{Wd})} \rightarrow(\mathrm{Wd}+1, \mathrm{Wd})$ |  |  | Output Required | 366 |

## 2-2-12 Special Math Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC PROCESS <br> APR <br> @APR <br> 069 | $\operatorname{APR}(069)$ <br> $C$ <br> $S$ <br> $R$ <br> C: Control word <br> S: Source data <br> R: Result word | Calculates the sine, cosine, or a linear extrapolation of the source data. The linear extrapolation function allows any relationship between $X$ and $Y$ to be approximated with line segments. | Output Required | 368 |
| BIT COUNTER <br> BCNT <br> @BCNT <br> 067 | $B C N T(067)$ <br> $N$ <br> $S$ <br> $R$ <br> N : Number of words <br> S: 1st source word <br> R: Result word | Counts the total number of ON bits in the specified word(s). | Output Required | 375 |
| VIRTUAL AXIS AXIS 981 | AXIS(981) <br> $M$ <br> $C$ <br> $T$ <br> M: Mode designation C: Processing cycle T: 1st settings table word | Produces a virtual pulse output for trapezoidal acceleration/deceleration. | Output Required | 376 |

## 2-2-13 Floating-point Math Instructions

| Instruction <br> Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|lr\|} \hline \text { FLOATING TO } \\ \text { 16-BIT } & \\ & \text { FIX } \\ & \text { @FIX } \\ & 450 \end{array}$ | $\operatorname{FIX}(450)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: Result word | Converts a 32 -bit floating-point value to 16 -bit signed binary data and places the result in the specified result word. <br> Floating-point data (32 bits) <br> Signed binary data (16 bits) | Output Required | 386 |
| $\begin{array}{\|rr\|} \hline \text { FLOATING TO } \\ \text { 32-BIT } & \\ & \text { FIXL } \\ & \text { @FIXL } \\ & 451 \end{array}$ | $F I X L(451)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Converts a 32-bit floating-point value to 32-bit signed binary data and places the result in the specified result words. <br> Floating-point data (32 bits) <br> Signed binary data (32 bits) | Output Required | 388 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| 16-BIT TO FLOATING | FLT(452) <br> $S$ <br> $R$ <br> S: Source word <br> R: 1st result word | Converts a 16 -bit signed binary value to 32 -bit floating-point data and places the result in the specified result words. <br> Signed binary data (16 bits) <br> Floating-point data (32 bits) | Output Required | 389 |
| 32-BIT TO FLOATING <br> @FLTL 453 | $\begin{array}{\|c\|} \hline \text { FLTL(453) } \\ \hline S \\ \hline R \\ \hline \end{array}$ <br> S: 1st source word R: 1st result word | Converts a 32-bit signed binary value to 32-bit floating-point data and places the result in the specified result words. <br> Signed binary data (32 bits) <br> Floating-point data (32 bits) | Output Required | 390 |
| FLOATINGPOINT ADD $\begin{gathered} +\mathrm{F} \\ @+\mathrm{F} \\ 454 \end{gathered}$ | $+\mathrm{F}(454)$ <br> Au <br> Ad <br> R <br> Au: 1st augend word <br> AD: 1st addend word <br> R: 1st result word | Adds two 32-bit floating-point numbers and places the result in the specified result words. | Output Required | 392 |
| FLOATINGPOINT SUBTRACT $\begin{aligned} & -\mathrm{F} \\ & @-\mathrm{F} \\ & 455 \end{aligned}$ | $-F(455)$ <br> Mi <br> Su <br> R <br> Mi: 1st Minuend word <br> Su: 1st <br> Subtrahend word <br> R: 1st result word | Subtracts one 32-bit floating-point number from another and places the result in the specified result words. <br> Minuend (floatingpoint data, 32 bits) <br> Subtrahend (floatingpoint data, 32 bits) <br> Result (floating-point data, 32 bits) | Output Required | 394 |
| FLOATINGPOINT MULTIPLY $\begin{array}{r} * F \\ @ * F \\ 456 \end{array}$ | $* \mathrm{~F}(456)$ <br> Md <br> Mr <br> R <br> Md: 1st <br> Multiplicand word Mr: 1st Multiplier word <br> R: 1st result word | Multiplies two 32-bit floating-point numbers and places the result in the specified result words. <br> Multiplicand (floatingpoint data, 32 bits) <br> Multiplier (floatingpoint data, 32 bits) <br> Result (floating-point data, 32 bits) | Output Required | 396 |


| Instruction Mnemonic Code | Symbol/Operand |  | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FLOATINGPOINT DIVIDE | $/ F(457)$ <br> Dd <br> Dr <br> R <br> Dd: 1st Dividend word <br> Dr: 1st Divisor word <br> R: 1st result word | Divides one 32-bit floa result in the specified $\begin{array}{r} \quad \mathrm{Dd}+1 \\ \div \quad \frac{\mathrm{Dr}+1}{} \\ \hline \quad \mathrm{R}+1 \\ \hline \end{array}$ | point number by another and places the words. | Output Required | 397 |
| DEGREES TO RADIANS <br> RAD <br> @RAD 458 | RAD(458) <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Converts a 32-bit floa places the result in the | point number from degrees to radians and cified result words. <br> Source (degrees, 32-bit floating-point data) $\square$ Result (radians, 32-bit floating-point data) | Output Required | 400 |
| RADIANS TO DEGREES <br> DEG <br> @DEG 459 | $\begin{array}{\|c\|} \hline \mathrm{DEG}(459) \\ \hline \mathrm{S} \\ \hline \mathrm{R} \\ \hline \end{array}$ <br> S: 1st source word <br> R: 1st result word | Converts a 32-bit floa places the result in th | oint number from radians to degrees and cified result words. $\begin{array}{l\|l} \hline S & \begin{array}{l} \text { Source (radians, 32-bit } \\ \text { floating-point data) } \end{array} \\ & \begin{array}{l} \text { Result (degrees, 32-bit } \\ \text { floating-point data) } \end{array} \end{array}$ | Output Required | 401 |
| SINE  <br>  SIN <br>  @SIN <br>  460 | $\operatorname{SIN}(460)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the sine of places the result in the $\begin{gathered} \operatorname{SIN}\left(\begin{array}{\|} \mathrm{S}+1 \\ \mathrm{R}+1 \\ \hline \end{array}\right. \\ \end{gathered}$ | -bit floating-point number (in radians) and cified result words. | Output <br> Required | 403 |
| COSINE <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> COS <br> 461 | $\cos (461)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the cosine and places the result in $\begin{array}{r} \cos \left(\begin{array}{r} \mathrm{S}+1 \\ \mathrm{R}+1 \\ \hline \end{array}\right. \\ \end{array}$ | 32-bit floating-point number (in radians) specified result words. | Output Required | 404 |
| TANGENT <br> TAN <br> @TAN <br> 462 | TAN(462) <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the tangen and places the result in $\begin{array}{r} \operatorname{TAN}\left(\begin{array}{\|} \mathrm{S}+1 \\ \mathrm{R}+1 \\ \hline \end{array}\right. \\ \end{array}$ | 2-bit floating-point number (in radians) pecified result words. | Output Required | 406 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| ARC SINE $\begin{array}{r} \text { ASIN } \\ \text { @ASIN } \\ 463 \end{array}$ | $\operatorname{ASIN}(463)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the arc sine of a 32-bit floating-point number and places the result in the specified result words. (The arc sine function is the inverse of the sine function; it returns the angle that produces a given sine value between -1 and 1.) | Output <br> Required | 408 |
| ARC COSINE ACOS @ACOS 464 | $A \operatorname{ACOS}(464)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the arc cosine of a 32-bit floating-point number and places the result in the specified result words. (The arc cosine function is the inverse of the cosine function; it returns the angle that produces a given cosine value between -1 and 1.) | Output Required | 410 |
| ARC TANGENT <br> ATAN <br> @ ATAN <br> 465 | ATAN(465) <br> S <br> R <br> S: 1st source word <br> R: 1st result word | Calculates the arc tangent of a 32-bit floating-point number and places the result in the specified result words. (The arc tangent function is the inverse of the tangent function; it returns the angle that produces a given tangent value.) | Output Required | 412 |
| SQUARE ROOT SQRT @SQRT 466 | $\operatorname{SQRT}(466)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the square root of a 32-bit floating-point number and places the result in the specified result words. | Output Required | 413 |
| EXPONENT <br> EXP <br> @EXP 467 | $\operatorname{EXP}(467)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the natural (base e) exponential of a 32 -bit floating-point number and places the result in the specified result words. | Output Required | 415 |
| LOGARITHM <br> LOG <br> @LOG <br> 468 | $\begin{array}{\|c\|} \hline \operatorname{LOG}(468) \\ \hline S \\ \hline R \\ \hline \end{array}$ <br> S: 1st source word <br> R: 1st result word | Calculates the natural (base e) logarithm of a 32-bit floating-point number and places the result in the specified result words. | Output Required | 417 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| EXPONENTIAL POWER <br> PWR <br> @PWR 840 | $\operatorname{PWR}(840)$ <br> $B$ <br> $E$ <br> $R$ <br> B: 1st base word E: 1st exponent word <br> R: 1st result word | Raises a 32-bit floating-point number to the power of another 32-bit floating-point number. | Output Required | 419 |
| FLOATING SYMBOL COMPARISON <br> LD, AND. or OR $=F(329)^{+} \text {, }$ $\text { <>F }(330) \text {, }$ $<F(331),$ $<=F(332),$ $>\mathrm{F}(333),$ $\text { or }>=F(334)$ | Using LD: <br> Using AND: <br> S1: Comparison data 1 <br> S2: Comparison data 2 | Compares the specified single-precision data ( 32 bits) or constants and creates an ON execution condition if the comparison result is true. Three kinds of symbols can be used with the floating-point symbol comparison instructions: LD (Load), AND, and OR. | LD: <br> Start of logic, Not required <br> AND or OR: Continues on rung, Required | 421 |

## 2-2-14 Double-precision Floating-point Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DOUBLE FLOATING TO 16-BIT BINARY <br> FIXD <br> @FIXD <br> 841 | FIXD(841) <br> $\frac{S}{y}$ <br> D <br> S: 1 st source <br> word <br> D: Destination <br> word | Converts the specified double-precision floating-point data ( 64 bits) to 16bit signed binary data and outputs the result to the destination word. | Output Required | 430 |
| DOUBLE FLOATING TO 32-BIT BINARY <br> FIXLD <br> @ FIXLD 842 | $\operatorname{FIXLD}(842)$ <br> S <br> D <br> S: 1st source word <br> D: 1st destination word | Converts the specified double-precision floating-point data ( 64 bits) to $32-$ bit signed binary data and outputs the result to the destination words. | Output Required | 432 |
| 16-BIT BINARY TO DOUBLE FLOATING <br> DBL <br> @DBL 843 | DBL(843) <br> S <br> D <br> S: Source word D: 1st destination word | Converts the specified 16-bit signed binary data to double-precision float-ing-point data ( 64 bits) and outputs the result to the destination words. | Output Required | 433 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| 32-BIT BINARY TO DOUBLE FLOATING <br> DBLL <br> @DBLL 844 | DBLL(844) <br> S <br> D <br> S: 1st source word <br> D: 1st destination word | Converts the specified 32 -bit signed binary data to double-precision float-ing-point data ( 64 bits) and outputs the result to the destination words. | Output Required | 434 |
| DOUBLE FLOAT-ING-POINT ADD $\begin{array}{r} +D \\ \text { @+D } \\ 845 \end{array}$ | $+D(845)$ <br> $A u$ <br> $A d$ <br> $R$ <br> Au: 1st augend word <br> Ad: 1st addend word <br> R: 1st result word | Adds the specified double-precision floating-point values (64 bits each) and outputs the result to the result words. <br> Augend (floatingpoint data, 64 bits) <br> Addend (floatingpoint data, 64 bits) <br> Result (floatingpoint data, 64 bits) | Output Required | 436 |
| DOUBLE FLOAT-ING-POINT SUBTRACT $\begin{array}{r} \text {-D } \\ \text { @-D } \\ 846 \end{array}$ | $-D(846)$ <br> Mi <br> Su <br> R <br> Mi: 1st minuend word <br> Su: 1st subtrahend word <br> R: 1st result word | Subtracts the specified double-precision floating-point values (64 bits each) and outputs the result to the result words. <br> Minuend (floatingpoint data, 64 bits) <br> Subtrahend (floatingpoint data, 64 bits) <br> Result (floating-point data, 64 bits) | Output Required | 437 |
| DOUBLE FLOAT-ING-POINT MULTIPLY $\begin{array}{r} \text { *D } \\ @ * D \\ 847 \end{array}$ | *D(847) <br> Md <br> Mr <br> R <br> Md: 1st multiplicand word Mr: 1st multiplier word <br> R: 1st result word | Multiplies the specified double-precision floating-point values (64 bits each) and outputs the result to the result words. <br> Multiplicand (floatingpoint data, 64 bits) <br> Multiplier (floatingpoint data, 64 bits) <br> Result (floating-point data, 64 bits) | Output Required | 439 |
| DOUBLE FLOAT-ING-POINT DIVIDE $\begin{aligned} & \text { ID } \begin{array}{l} \text { @D } \\ 84 \end{array} \end{aligned}$ | $/ D(848)$ <br> $D d$ <br> $D r$ <br> $R$ <br> Dd: 1st Dividend word <br> Dr: 1st divisor word <br> R: 1st result word | Divides the specified double-precision floating-point values (64 bits each) and outputs the result to the result words. <br> Dividend (floatingpoint data, 64 bits) <br> Divisor (floatingpoint data, 64bits) <br> Result (floatingpoint data, 64 bits) | Output Required | 441 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DOUBLE DEGREES TO RADIANS $\begin{array}{r} \text { RADD } \\ \text { @RADD } \\ 849 \end{array}$ | $\operatorname{RADD}(849)$ <br> S <br> R <br> S: 1st source word R: 1st result word | Converts the specified double-precision floating-point data (64 bits) from degrees to radians and outputs the result to the result words. | Output Required | 443 |
| $\begin{array}{\|r\|r\|} \hline \text { DOUBLE RADI- } \\ \text { ANS TO } \\ \text { DEGREES } & \\ & \\ & \text { DEGD } \\ & \text { DEGD } \\ & 850 \end{array}$ | DEGD(850) <br> $\frac{S}{\quad R}$ <br> S: 1st source <br> word <br> R: 1st result word | Converts the specified double-precision floating-point data (64 bits) from radians to degrees and outputs the result to the result words. | Output Required | 444 |
| DOUBLE SINE <br> SIND <br> @ SIND <br> 851 | $\operatorname{SIND}(851)$ <br> S <br> R <br> S: 1st source word <br> R: 1st result word | Calculates the sine of the angle (radians) in the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. | Output Required | 446 |
| DOUBLE COSINE $\begin{array}{r} \text { COSD } \\ \text { @COSD } \\ 852 \end{array}$ | $\operatorname{cosD}(852)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the cosine of the angle (radians) in the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. | Output Required | 447 |
| $\left\|\begin{array}{rr} \begin{array}{\|l\|l\|} \text { DOUBLE TAN- } \\ \text { GENT } \end{array} & \\ & \text { TAND } \\ & \text { @TAND } \\ 853 \end{array}\right\|$ | TAND(853) <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the tangent of the angle (radians) in the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. | Output Required | 449 |
| DOUBLE ARC SINE <br> ASIND <br> @ASIND 854 | $\operatorname{ASIND}(854)$ <br> S <br> R <br> S: 1st source word <br> R: 1st result word | Calculates the angle (in radians) from the sine value in the specified dou-ble-precision floating-point data ( 64 bits) and outputs the result to the result words. (The arc sine function is the inverse of the sine function; it returns the angle that produces a given sine value between -1 and 1.) $\begin{array}{\|l\|l\|l\|l\|} \hline \mathrm{SIN}^{-1}\left(\begin{array}{ll:l\|l\|l\|} \hline \mathrm{S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 & \mathrm{~S} \\ \hline \end{array}\right) \rightarrow \mathrm{D}+3 & \mathrm{D}+2 & \mathrm{D}+1 & \mathrm{D} \\ \hline \end{array}$ | Output Required | 450 |
| $\begin{array}{\|r\|} \hline \text { DOUBLE ARC } \\ \text { COSINE } \\ \text { ACOSD } \\ @ A C O S D \\ 855 \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{ACOSD}(855) \\ \hline \mathrm{S} \\ \hline \mathrm{R} \\ \hline \end{array}$ <br> S: 1st source word R: 1st result word | Calculates the angle (in radians) from the cosine value in the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. (The arc cosine function is the inverse of the cosine function; it returns the angle that produces a given cosine value between -1 and 1.) $\begin{array}{\|l\|l\|l:l\|} \hline \mathrm{COS}^{-1}\left(\begin{array}{\|l:l} \mathrm{S}+3 & \mathrm{~S}+2 \\ \mathrm{~S}+1 & \mathrm{~S} \\ \hline \end{array}\right) \rightarrow \begin{array}{\|l\|l\|l:l\|} \mathrm{D}+3 & \mathrm{D}+2 & \mathrm{D}+1 & \mathrm{D} \\ \hline \end{array} \mathrm{l} \end{array}$ | Output Required | 452 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DOUBLE ARC TANGENT <br> ATAND <br> @ ATAND <br> 856 | $\operatorname{ATAND}(856)$ <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the angle (in radians) from the tangent value in the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. (The arc tangent function is the inverse of the tangent function; it returns the angle that produces a given tangent value.) | Output Required | 454 |
| DOUBLE <br> SQUARE ROOT <br> SQRTD <br> @ SQRTD <br> 857 | SQRTD(857) <br> $S$ <br> $R$ <br> S: 1st source word <br> R: 1st result word | Calculates the square root of the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. | Output Required | 456 |
| DOUBLE EXPONENT <br> EXPD <br> @EXPD <br> 858 | $\operatorname{EXPD}(858)$ <br> $S$ <br> $R$ <br> S: 1st source word R: 1st result word | Calculates the natural (base e) exponential of the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. | Output Required | 457 |
| DOUBLE LOGARITHM <br> LOGD <br> @LOGD 859 | $\operatorname{LOGD}(859)$ <br> S <br> R <br> S: 1st source word <br> R: 1st result word | Calculates the natural (base e) logarithm of the specified double-precision floating-point data ( 64 bits) and outputs the result to the result words. $\begin{array}{\|l\|l\|l:l\|} \hline \log _{e} & \mathrm{~S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 \\ \hline \end{array}$ | Output Required | 459 |
| DOUBLE EXPONENTIAL POWER <br> PWRD <br> @PWRD 860 | PWRD(860) <br> $B$ <br> $E$ <br> $R$ <br> B: 1st base word E: 1st exponent word <br> R: 1st result word | Raises a double-precision floating-point number (64 bits) to the power of another double-precision floating-point number and outputs the result to the result words. | Output Required | 461 |
| DOUBLE SYMBOL COMPARISON <br> LD, AND. or OR $\begin{aligned} &=\mathrm{D}(335), \\ &<>\mathrm{D}(336), \\ &<\mathrm{D}(337), \\ &<=\mathrm{D}(338), \\ &>\mathrm{D}(339), \\ & \text { or }>=\mathrm{D}(340) \end{aligned}$ | Using LD: <br> S1: Comparison data 1 S2: Comparison data 2 | Compares the specified double-precision data ( 64 bits) and creates an ON execution condition if the comparison result is true. <br> Three kinds of symbols can be used with the floating-point symbol comparison instructions: LD (Load), AND, and OR. | LD: <br> Not required <br> AND or OR: Required | 462 |

## 2-2-15 Table Data Processing Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function |  | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FIND MAXIMUM MAX @MAX 182 | $\operatorname{MAX}(182)$ <br> $C$ <br> $R 1$ <br> $D$ <br> C: 1st control word <br> R1: 1st word in range <br> D: Destination word | Finds the maximum value in the range. |  | Output Required | 467 |
| FIND MINIMUM <br> MIN <br> @MIN <br> 183 |  | Finds the minimum value in the range. |  | Output Required | 471 |

## 2-2-16 Data Control Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SCALING $\begin{array}{r} \text { SCL } \\ \text { @SCL } \\ 194 \end{array}$ | $S C L(194)$ <br> $S$ <br> $P 1$ <br> $R$ <br> S: Source word P1: 1st parameter word R: Result word | Converts unsigned binary data into unsigned BCD data according to the specified linear function. | Output Required | 475 |
| SCALING 2 $\begin{array}{r} \text { SCL2 } \\ \text { @SCL2 } \\ 486 \end{array}$ | SCL2(486) <br> S <br> P 1 <br> R <br> S: Source word <br> P1: 1st parameter word <br> R: Result word | Converts signed binary data into signed BCD data according to the specified linear function. An offset can be input in defining the linear function. | Output Required | 479 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SCALING 3 $\begin{array}{r} \text { SCL3 } \\ \text { @SCL3 } \\ 487 \end{array}$ | $\operatorname{SCL} 3(487)$ <br> $S$ <br> $P 1$ <br> $R$ <br> S: Source word P1: 1st parameter word R: Result word | Converts signed BCD data into signed binary data according to the specified linear function. An offset can be input in defining the linear function. <br> Offset of 0000 | Output Required | 483 |
| AVERAGE <br> AVG <br> 195 | AVG(195) <br> $S$ <br> $N$ <br> $R$ <br> S: Source word N: Number of cycles R: Result word | Calculates the average value of an input word for the specified number of cycles. | Output Required | 486 |

## 2-2-17 Subroutine Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SUBROUTINE CALL $\begin{array}{r} \text { SBS } \\ \text { @SBS } \\ 091 \end{array}$ | SBS(091) <br> N <br> N : Subroutine number | Calls the subroutine with the specified subroutine number and executes that program. <br> Execution condition ON | Output Required | 491 |
| MACRO <br> MCRO <br> @MCRO <br> 099 | MCRO(099) <br> $N$ <br> $S$ <br> $D$ <br> N: Subroutine number S: 1st input parameter word D: 1st output parameter word | Calls the subroutine with the specified subroutine number and executes that program using the input parameters in $S$ to $S+4$ and the output parameters in D to D+4. | Output Required | 496 |
| SUBROUTINE ENTRY <br> SBN <br> 092 | SBN(092) <br> N <br> N : Subroutine number | Indicates the beginning of the subroutine program with the specified subroutine number. | Output <br> Not required | 500 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SUBROUTINE RETURN $\begin{array}{r} \text { RET } \\ 093 \end{array}$ | RET(093) | Indicates the end of a subroutine program. | Output <br> Not required | 503 |
| JUMP TO SUBROUTINE $\begin{aligned} & \text { JSB } \\ & 982 \end{aligned}$ | $J S B(982)$ <br> $N$ <br> $S$ <br> $D$ <br> N: Subroutine number S: 1st input parameter word D: 1st output parameter word | Calls the subroutine with the specified subroutine number regardless of the status of the input condition and executes that program. Data beginning with the word specified in S is passed to the subroutine. After execution of the subroutine, the result data is passed to the area beginning with the word specified in D. <br> The ON/OFF status of the input condition is set in an Auxiliary Area bit so that it can be referenced from within the subroutine program. | Output Required | 503 |

## 2-2-18 Interrupt Control Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SET INTERRUPT MASK <br> MSKS <br> @MSKS <br> 690 | $\operatorname{MSKS}(690)$ <br> N <br> S <br> N: Interrupt identifier S: Interrupt data | Sets up interrupt processing for I/O interrupts. Both I/O interrupt tasks are masked (disabled) when the FQM1 is first turned ON. MSKS(690) can be used to unmask or mask I/O interrupts. <br> Built-in inputs 0 to 3 | Output Required | 508 |
| READ <br> INTERRUPT MASK <br> MSKR <br> @MSKR <br> 692 | MSKR(692) <br> N <br> D <br> N : Interrupt identifier D: Destination word | Reads the current interrupt processing settings that were set with MSKS(690). | Output Required | 510 |
| CLEAR INTERRUPT |  <br> N : Interrupt identifier S: Interrupt data | Clears or retains recorded interrupt inputs for I/O interrupts. | Output Required | 512 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| DISABLE INTERRUPTS $\begin{array}{r} \text { DI } \\ \text { @DI } \\ 693 \end{array}$ | - DI(693) | Disables execution of all interrupt tasks except the power OFF interrupt. <br> When the execution condition is ON, all interrupt tasks are disabled. <br> Disables execution of all interrupt tasks. | Output <br> Required | 513 |
| ENABLE INTERRUPTS $\begin{array}{r} \text { EI } \\ 694 \end{array}$ | El(694) | Enables execution of all interrupt tasks that were disabled with DI(693). | Output Not required | 514 |
| INTERVAL TIMER STIM @STIM 980 | $\mathrm{STIM}(980)$ <br> C 1 <br> C 2 <br> C 3 <br> C1: Control data \#1 <br> C2: Control data \#2 <br> C3: Control data \#3 | Controls interval timers and controls the pulse output ports. Interval timer control can be used to start one-shot or scheduled interrupt tasks. | Output Required | 516 |

## 2-2-19 High-speed Counter and Pulse Output Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{INI}(880)$ <br> $P$ <br> C <br> NV <br> P: Port specifier <br> C: Control data <br> NV: 1st word with new PV | INI(880) is used to start and stop target value comparison, to change the present value (PV) of a high-speed counter, to change the circular maximum count for a high-speed counter or pulse output counter, to change the PV of a pulse output, or to stop pulse output. <br> $\mathrm{INI}(880)$ is also used, for example, to change the circular maximum count or present value for a sampling counter. | Output Required | 521 |
| HIGH-SPEED COUNTER PV READ <br> PRV <br> @PRV <br> 881 | $\operatorname{PRV}(881)$ <br> $P$ <br> $C$ <br> $D$ <br> P: Port specifier <br> C: Control data <br> D: 1st destination word | PRV(881) is used to read the present value (PV) of a highspeed counter, pulse output, or high-speed counter latch. PRV(881) is used to read analog I/O values for the FQM1MMA22. | Output Required | 527 |
| COMPARISON TABLE LOAD CTBL @CTBL 882 | CTBL(882) <br> $P$ <br> $C$ <br> $T B$ <br> P: Port specifier <br> C: Control data <br> TB: 1st compari- <br> son table word | CTBL(882) is used to perform target value or range comparisons for the present value (PV) of a high-speed counter. It is also used to start high-speed analog sampling. | Output Required | 530 |
| $\begin{array}{r} \text { SPEED OUTPUT } \\ \text { SPED } \\ \text { @SPED } \\ 885 \end{array}$ | $\operatorname{SPED}(885)$ <br> P <br> M <br> P: Port specifier <br> M: Output mode <br> F: 1st pulse frequency word | SPED(885) is used to specify the frequency and perform pulse output without acceleration or deceleration. <br> SPED(885) is also used to produce analog outputs for the FQM1MMA22. | Output Required | 537 |
| SET PULSES <br> PULS <br> @PULS <br> 886 | PI PULS(886) <br> P <br> T <br> N <br> P: Port specifier <br> T: Pulse type <br> N: Number of <br> pulses | PULS(886) is used to set the number of pulses for pulse output. PULS(886) also executes pulse outputs for absolute positions. | Output Required | 543 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| PULSE OUTPUT PLS2 @PLS2 887 | PLS2(887) <br> $P$ <br> $M$ <br> $S$ <br> P: Port specifier <br> M: Output mode <br> S: 1st word of settings table | PLS2(887) is used to set the pulse frequency and acceleration/deceleration rates, and to perform pulse output with acceleration/deceleration (with different acceleration/deceleration rates). Only positioning is possible. | Output Required | 550 |
| ACCELERATION CONTROL $\begin{array}{r} \text { ACC } \\ \text { @ ACC } \\ 888 \end{array}$ | $A C C(888)$ <br> $P$ <br> $M$ <br> $S$ <br> P: Port specifier <br> M: Output mode <br> S: 1st word of settings table | ACC(888) is used to set the pulse frequency and acceleration/deceleration rates, and to perform pulse output with acceleration/deceleration (with the same acceleration/deceleration rate). Both positioning and speed control are possible. <br> ACC(888) is also used to produce slopped analog outputs for the FQM1-MMA22. | Output Required | 555 |

## 2-2-20 Step Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| STEP DEFINE STEP 008 | - $\operatorname{STEP}(008)$ <br> B: Bit | STEP(008) functions in following 2 ways, depending on its position and whether or not a control bit has been specified. <br> (1)Starts a specific step. <br> (2)Ends the step programming area (i.e., step execution). <br> The step programming area extends from the first STEP(008) with a step number and the first STEP(008) without a step number. | Output Required | 563 |
|  | SNXT(009) <br> B <br> B: Bit | SNXT(009) is used in the following three ways: <br> (1)To start step programming execution. <br> (2)To proceed to the next step control bit. <br> (3)To end step programming execution. | Output Required | 563 |

## 2-2-21 I/O Refresh Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| I/O REFRESH <br> IORF <br> @ IORF <br> 097 | IORF(097) <br> St <br> E <br> St: Starting word E: End word | Refreshes the specified I/O words of the Module's built-in I/O. | Output Required | 580 |

## 2-2-22 Serial Communications Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| TRANSMIT $\begin{array}{r} \text { TXD } \\ \text { @TXD } \\ 236 \end{array}$ | $\operatorname{TXD}(236)$ <br> S <br> C <br> N <br> S: 1st source word <br> C: Control word N : Number of bytes 0000 to 0100 hex (0 to 256 decimal) | Outputs the specified number of bytes of data starting from the specified word from the RS-232C or RS-422A port (no-protocol mode) built into the Coordinator Module without conversion and using the start and end codes specified in the System Setup. | Output Required | 582 |
| RECEIVE $\begin{array}{r} \text { RXD } \\ \text { QXD } \\ 235 \end{array}$ | $\operatorname{RXD}(235)$ <br> D <br> C <br> N <br> D: 1st destination word <br> C: Control word <br> N : Number of bytes to store 0000 to 0100 hex (0 to 256 decimal) | Receives the specified number of bytes of data from the RS-232C or RS-422A port (no-protocol mode) built into the Coordinator Module without conversion and using the start and end codes specified in the System Setup and store the data starting from the specified word. | Output Required | 587 |
| CHANGESERIAL PORT SETUP STUP 237 | $\operatorname{STUP}(237)$ <br> $C$ <br> $S$ <br> C: Control word (port) <br> S: First source word | Changes the communications parameters of the built-in serial port on the Coordinator Module during operation. | Output Required | 592 |

## 2-2-23 Debugging Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| TRACE MEMORY SAMPLING <br> TRSM <br> 045 | TRSM(045) | When TRSM(045) is executed, the status of a preselected bit or word is sampled and stored in Trace Memory. TRSM(045) can be used anywhere in the program, any number of times. | Output <br> Not required | 596 |

## 2-2-24 Failure Diagnosis Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| FAILURE ALARM FAL <br> @ FAL 006 | $\operatorname{FAL}(006)$ <br> N <br> C <br> N: FAL number C: Error code to generate (\#0000 to \#FFFF) | Generates or clears user-defined non-fatal errors. Non-fatal errors do not stop FQM1 operation. | Output Required | 600 |
| SEVERE <br> FAILURE ALARM <br> FALS <br> 007 | FALS(007) <br> N <br> S <br> N: FALS number <br> S: Error code to generate (\#0000 to \#FFFF) | Generates user-defined fatal errors. Fatal errors stop FQM1 operation. | Output Required | 603 |

## 2-2-25 Other Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| SET CARRY <br> @STC 040 | STC(040) | Sets the Carry Flag (CY). | Output Required | 606 |
| CLEAR CARRY <br> CLC <br> @CLC <br> 041 | CLC(041) | Turns OFF the Carry Flag (CY). | Output Required | 606 |

## 2-2-26 Block Programming Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| BLOCK <br> PROGRAM <br> BEGIN <br> BPRG <br> 096 |  <br> N: Block program number | Define a block programming area. For every BPRG(096) there must be a corresponding BEND(801). | Output Required | 611 |
| BLOCK <br> PROGRAM END <br> BEND <br> 801 | --- | Define a block programming area. For every BPRG(096) there must be a corresponding BEND(801). | Block program Required | 611 |


| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| CONDITIONAL <br> BLOCK <br> BRANCHING <br> IF | IF (802) | If the execution condition is ON, the instructions between $\mathrm{IF}(802)$ and $\operatorname{ELSE}(803)$ will be executed and if the execution condition is OFF, the instructions between ELSE(803) and IEND(804) will be executed. | Block program Required | 613 |
| CONDITIONAL BLOCK BRANCHING | $\begin{aligned} & \text { IF }(802) \\ & \text { B } \\ & \text { B: Bit operand } \end{aligned}$ | If the operand bit is ON , the instructions between $\mathrm{IF}(802)$ and ELSE(803) will be executed. If the operand bit is OFF, the instructions between ELSE(803) and IEND(804) will be executed. | Block program Required | 613 |
| CONDITIONAL BLOCK BRANCHING (NOT) $\begin{array}{r} \text { IF NOT } \\ 802 \end{array}$ | $\begin{aligned} & \text { IF (802) NOT } \\ & \text { B } \\ & \text { B: Bit operand } \end{aligned}$ | If the operand bit is OFF, the instructions between IF(802) and ELSE(803) will be executed. If the operand bit is ON, the instructions between ELSE(803) and IEND(804) will be executed. | Block program Required | 613 |
| CONDITIONAL BLOCK BRANCHING (ELSE) <br> ELSE 803 | --- | If the ELSE(803) instruction is omitted and the operand bit is ON, the instructions between IF(802) and IEND(804) will be executed | Block program Required | 613 |
| CONDITIONAL BLOCK BRANCHING END <br> IEND <br> 804 | --- | If the operand bit is OFF, only the instructions after IEND(804) will be executed. | Block program Required | 613 |

## 2-2-27 Special Function Block Instructions

| Instruction Mnemonic Code | Symbol/Operand | Function | Location Execution condition | Page |
| :---: | :---: | :---: | :---: | :---: |
| GET VARIABLE ID <br> GETID <br> @ GETID <br> 286 | GETID(286) <br> $S$ <br> $D 1$ <br> $D 2$ <br> S: Variable or address <br> D1: ID code D2: Destination word | Outputs the FINS command variable type (data area) code and word address for the specified variable or address. This instruction is generally used to get the assigned address of a variable in a function block. | Output Required | 618 |

## 2-3 Alphabetical List of Instructions by Mnemonic

## A

| Mnemonic | Instruction | Function code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ACC | ACCELERATION CONTROL | 888 | @ACC | --- | 555 |
| ACOS | ARC COSINE | 464 | @ACOS | --- | 410 |
| ACOSD | DOUBLE ARC COSINE | 855 | @ACOSD | --- | 452 |
| AND | AND | --- | @AND | \%AND | 99 |
| AND < | AND LESS THAN | 310 | --- | --- | 167 |
| AND <> | AND NOT EQUAL | 305 | --- | --- | 167 |
| AND $<>$ D | AND DOUBLE FLOATING NOT EQUAL | 336 | --- | --- | 462 |
| AND $<>$ F | AND FLOATING NOT EQUAL | 330 | --- | --- | 421 |
| AND <>L | AND DOUBLE NOT EQUAL | 306 | --- | --- | 167 |
| AND <>S | AND SIGNED NOT EQUAL | 307 | --- | --- | 167 |
| AND <>SL | AND DOUBLE SIGNED NOT EQUAL | 308 | --- | --- | 167 |
| AND < D | AND DOUBLE FLOATING LESS THAN | 337 | --- | --- | 462 |
| AND < F | AND FLOATING LESS THAN | 331 | --- | --- | 421 |
| AND <L | AND DOUBLE LESS THAN | 311 | --- | --- | 167 |
| AND < S | AND SIGNED LESS THAN | 312 | --- | --- | 167 |
| AND <SL | AND DOUBLE SIGNED LESS THAN | 313 | --- | --- | 167 |
| AND = | AND EQUAL | 300 | --- | --- | 167 |
| AND = D | AND DOUBLE FLOATING EQUAL | 335 | --- | --- | 462 |
| AND =F | AND FLOATING EQUAL | 329 | --- | --- | 421 |
| AND $=\mathrm{L}$ | AND DOUBLE EQUAL | 301 | --- | --- | 167 |
| AND $=$ S | AND SIGNED EQUAL | 302 | --- | --- | 167 |
| AND =SL | AND DOUBLE SIGNED EQUAL | 303 | --- | --- | 167 |
| AND > | AND GREATER THAN | 320 | --- | --- | 167 |
| AND > D | AND DOUBLE FLOATING GREATER THAN | 339 | --- | --- | 462 |
| AND $>\mathrm{F}$ | AND FLOATING GREATER THAN | 333 | --- | --- | 421 |
| AND $>\mathrm{L}$ | AND DOUBLE GREATER THAN | 321 | --- | --- | 167 |
| AND >S | AND SIGNED GREATER THAN | 322 | --- | --- | 167 |
| AND > SL | AND DOUBLE SIGNED GREATER THAN | 323 | --- | --- | 167 |
| AND LD | AND LOAD | --- | --- | --- | 105 |
| AND NOT | AND NOT | --- | --- | --- | 101 |
| AND TST | AND BIT TEST | 350 | --- | --- | 113 |
| AND TSTN | AND BIT TEST | 351 | --- | --- | 113 |
| AND <= | AND LESS THAN OR EQUAL | 315 | --- | --- | 167 |
| AND <=D | AND DOUBLE FLOATING LESS THAN OR EQUAL | 338 | --- | --- | 462 |
| AND <=F | AND FLOATING LESS THAN OR EQUAL | 332 | --- | --- | 421 |
| AND <=L | AND DOUBLE LESS THAN OR EQUAL | 316 | --- | --- | 167 |
| AND <=S | AND SIGNED LESS THAN OR EQUAL | 317 | --- | --- | 167 |
| AND $<=$ SL | AND DOUBLE SIGNED LESS THAN OR EQUAL | 318 | --- | --- | 167 |
| AND >= | AND GREATER THAN OR EQUAL | 325 | --- | --- | 167 |
| AND >=D | AND DOUBLE FLOATING GREATER THAN OR EQUAL | 340 | --- | --- | 462 |
| AND >=F | AND FLOATING GREATER THAN OR EQUAL | 334 | --- | --- | 421 |
| AND >=L | AND DOUBLE GREATER THAN OR EQUAL | 326 | --- | --- | 167 |
| AND >=S | AND SIGNED GREATER THAN OR EQUAL | 327 | --- | --- | 167 |
| AND >=SL | AND DOUBLE SIGNED GREATER THAN OR EQUAL | 328 | --- | --- | 167 |


| Mnemonic | Upward <br> Differentiation | Dunction codenward <br> Differentiation | Page |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| ANDL | DOUBLE LOGICAL AND | 610 | @ANDL | --- | 353 |
| ANDW | LOGICAL AND | 034 | @ANDW | --- | 351 |
| APR | ARITHMETIC PROCESS | 069 | @APR | --- | 368 |
| ASC | ASCII CONVERT | 086 | @ASC | --- | 341 |
| ASFT | ASYNCHRONOUS SHIFT REGISTER | 017 | @ASFT | --- | 230 |
| ASIN | ARC SINE | 463 | @ASIN | --- | 408 |
| ASIND | DOUBLE ARC SINE | 854 | @ASIND | --- | 450 |
| ASL | ARITHMETIC SHIFT LEFT | 025 | @ASL | --- | 233 |
| ASLL | DOUBLE SHIFT LEFT | 570 | @ASLL | --- | 235 |
| ASR | ARITHMETIC SHIFT RIGHT | 026 | @ASR | --- | 236 |
| ASRL | DOUBLE SHIFT RIGHT | 571 | @ASRL | --- | 238 |
| ATAN | ARC TANGENT | 465 | @ATAN | --- | 412 |
| ATAND | DOUBLE ARC TANGENT | 856 | @ATAND | --- | 454 |
| AVG | AVERAGE | 195 | --- | --- | 486 |
| AXIS | VIRTUAL AXIS | 981 | --- | --- | 376 |

B

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BCD | BINARY-TO-BCD | 024 | @ BCD | --- | 334 |
| BCDL | DOUBLE BINARY-TO-DOUBLE BCD | 059 | @ BCDL | --- | 336 |
| BCMP | UNSIGNED BLOCK COMPARE | 068 | @ BCMP | --- | 187 |
| BCMP2 | EXPANDED BLOCK COMPARE | 502 | @ BCMP2 | --- | 190 |
| BCNT | BIT COUNTER | 067 | @ BCNT | --- | 375 |
| BEND | BLOCK PROGRAM END | 801 | --- | --- | 611 |
| BIN | BCD-TO-BINARY | 023 | @ BIN | --- | 331 |
| BINL | DOUBLE BCD-TO-DOUBLE BINARY | 058 | @BINL | --- | 333 |
| BPRG | BLOCK PROGRAM BEGIN | 096 | --- | --- | 611 |
| BREAK | BREAK LOOP | 514 | --- | --- | 150 |
| BSET | BLOCK SET | 071 | @ BSET | --- | 213 |

C

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CJP | CONDITIONAL JUMP | 510 | --- | --- | 141 |
| CJPN | CONDITIONAL JUMP | 511 | --- | --- | 141 |
| CLC | CLEAR CARRY | 041 | @CLC | --- | 606 |
| CLI | CLEAR INTERRUPT | 691 | @ CLI | --- | 512 |
| CMP | COMPARE | 020 | --- | --- | 172 |
| CMPL | DOUBLE COMPARE | 060 | --- | --- | 175 |
| CNT | COUNTER | --- | --- | --- | 160 |
| CNTR | REVERSIBLE COUNTER | 012 | --- | --- | 163 |
| COLL | DATA COLLECT | 081 | @ COLL | --- | 219 |
| COM | COMPLEMENT | 029 | @COM | --- | 365 |
| COML | DOUBLE COMPLEMENT | 614 | @ COML | --- | 366 |
| COS | COSINE | 461 | @COS | --- | 404 |
| COSD | DOUBLE COSINE | 852 | @ COSD | --- | 447 |
| CPS | SIGNED BINARY COMPARE | 114 | --- | --- | 177 |
| CPSL | DOUBLE SIGNED BINARY COMPARE | 115 | --- | --- | 180 |
| CTBL | COMPARISON TABLE LOAD | 882 | @ CTBL | --- | 530 |

## D

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DBL | 16-BIT BINARY TO DOUBLE FLOATING | 843 | @ DBL | --- | 433 |
| DBLL | 32-BIT BINARY TO DOUBLE FLOATING | 844 | @ DBLL | --- | 434 |
| DEG | RADIANS-TO DEGREES | 459 | @ DEG | --- | 401 |
| DEGD | DOUBLE RADIANS TO DEGREES | 850 | @ RADD | -- | 444 |
| DI | DISABLE INTERRUPTS | 693 | @DI | -- | 513 |
| DIFD | DIFFERENTIATE DOWN | 014 | --- | --- | 122 |
| DIFU | DIFFERENTIATE UP | 013 | --- | --- | 122 |
| DIST | SINGLE WORD DISTRIBUTE | 080 | @ DIST | --- | 217 |
| DOWN | CONDITION OFF | 522 | --- | --- | 112 |

E

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :---: |
| EI | ENABLE INTERRUPTS | 694 | -- | --- | 514 |
| ELSE | ELSE | 803 | --- | --- | 613 |
| END | END | 001 | --- | --- | 134 |
| EXP | EXPONENT | 467 | @EXP | --- | 415 |
| EXPD | DOUBLE EXPONENT | 858 | @EXPD | --- | 457 |

F

| Mnemonic | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FAL | FAILURE ALARM | 006 | @ FAL | --- | 600 |
| FALS | SEVERE FAILURE ALARM | 007 | --- | --- | 603 |
| FIX | FLOATING TO 16-BIT | 450 | @FIX | --- | 386 |
| FIXD | DOUBLE FLOATING TO 16-BIT BINARY | 841 | @FIXD | --- | 430 |
| FIXL | FLOATING TO 32-BIT | 451 | @FIXL | --- | 388 |
| FIXLD | DOUBLE FLOATING TO 32-BIT BINARY | 842 | @FIXLD | --- | 432 |
| FLT | 16-BIT TO FLOATING | 452 | @FLT | --- | 389 |
| FLTL | 32-BIT TO FLOATING | 453 | @FLTL | --- | 390 |
| FOR | FOR-NEXT LOOPS | 512 | --- | --- | 147 |

G

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :---: |
| GETID | GET VARIABLE ID | 286 | @GETID | --- | 618 |

H

| Mnemonic | Instruction | UUN code <br> Differentiation | Downward <br> Differentiation | Page |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| HEX | ASCII TO HEX | 162 | @HEX | --- | 345 |

I

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :---: |
| IEND | IF END | 804 | --- | --- | 613 |
| IF NOT (oper- <br> and) | IF NOT | 802 | --- | -- | 613 |
| IF (input condi- <br> tion) | IF | 802 | --- | -- | 613 |
| IF (operand) | IF | 802 | --- | --- | 613 |
| IL | INTERLOCK | 002 | --- | --- | 135 |
| ILC | INTERLOCK CLEAR | 003 | --- | -- | 135 |


| Mnemonic | Instruction | UPw code <br> Differentiation | Downward <br> Differentiation | Page |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| INI | MODE CONTROL | 880 | $@$ INI | --- | 521 |
| IORF | I/O REFRESH | 097 | @IORF | --- | 580 |

J

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| JME | JUMP END | 005 | --- | --- | 138 |
| JME0 | MULTIPLE JUMP END | 516 | --- | --- | 145 |
| JMP | JUMP | 004 | --- | --- | 138 |
| JMP0 | MULTIPLE JUMP | 515 | --- | --- | 145 |
| JSB | JUMP TO SUBROUTINE | 982 | --- | 503 |  |

K

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :---: |
| KEEP | KEEP | 011 | -- | --- | 119 |

L

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | LOAD | --- | @LD | \%LD | 95 |
| LD < | LOAD LESS THAN | 310 | --- | --- | 167 |
| LD < D | LOAD DOUBLE FLOATING LESS THAN | 337 | --- | --- | 462 |
| LD < F | LOAD FLOATING LESS THAN | 331 | --- | --- | 421 |
| LD <> | LOAD NOT EQUAL | 305 | --- | --- | 167 |
| LD <>D | LOAD DOUBLE FLOATING NOT EQUAL | 336 | --- | --- | 462 |
| LD <>F | LOAD FLOATING NOT EQUAL | 330 | --- | --- | 421 |
| LD <>L | LOAD DOUBLE NOT EQUAL | 306 | --- | --- | 167 |
| LD <>S | LOAD SIGNED NOT EQUAL | 307 | --- | --- | 167 |
| LD <>SL | LOAD DOUBLE SIGNED NOT EQUAL | 308 | --- | --- | 167 |
| LD <L | LOAD DOUBLE LESS THAN | 311 | --- | --- | 167 |
| LD < S | LOAD SIGNED LESS THAN | 312 | --- | --- | 167 |
| LD < SL | LOAD DOUBLE SIGNED LESS THAN | 313 | --- | --- | 167 |
| LD = | LOAD EQUAL | 300 | --- | --- | 167 |
| LD = D | LOAD DOUBLE FLOATING EQUAL | 335 | --- | --- | 462 |
| LD =F | LOAD FLOATING EQUAL | 329 | --- | --- | 421 |
| LD = L | LOAD DOUBLE EQUAL | 301 | --- | --- | 167 |
| LD =S | LOAD SIGNED EQUAL | 302 | --- | --- | 167 |
| LD =SL | LOAD DOUBLE SIGNED EQUAL | 303 | --- | --- | 167 |
| LD > | LOAD GREATER THAN | 320 | --- | --- | 167 |
| LD > D | LOAD DOUBLE FLOATING GREATER THAN | 339 | --- | --- | 462 |
| LD >F | LOAD FLOATING GREATER THAN | 333 | --- | --- | 421 |
| $L D>L$ | LOAD DOUBLE GREATER THAN | 321 | --- | --- | 167 |
| LD > S | LOAD SIGNED GREATER THAN | 322 | --- | --- | 167 |
| LD > SL | LOAD DOUBLE SIGNED GREATER THAN | 323 | --- | --- | 167 |
| LD NOT | LOAD NOT | --- | --- | --- | 97 |
| LD TST | LOAD BIT TEST | 350 | --- | --- | 113 |
| LD TSTN | LOAD BIT TEST | 351 | --- | --- | 113 |
| LD <= | LOAD LESS THAN OR EQUAL | 315 | --- | --- | 167 |
| LD <=D | LOAD DOUBLE FLOATING LESS THAN OR EQUAL | 338 | --- | --- | 462 |
| LD <=F | LOAD FLOATING LESS THAN OR EQUAL | 332 | --- | --- | 421 |
| LD <=L | LOAD DOUBLE LESS THAN OR EQUAL | 316 | --- | --- | 167 |


| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD <=S | LOAD SIGNED LESS THAN OR EQUAL | 317 | --- | --- | 167 |
| LD <=SL | LOAD DOUBLE SIGNED LESS THAN OR EQUAL | 318 | --- | --- | 167 |
| LD >= | LOAD GREATER THAN OR EQUAL | 325 | --- | --- | 167 |
| LD >=D | LOAD DOUBLE FLOATING GREATER THAN OR EQUAL | 340 | --- | --- | 462 |
| LD >=F | LOAD FLOATING GREATER THAN OR EQUAL | 334 | --- | --- | 421 |
| LD >=L | LOAD DOUBLE GREATER THAN OR EQUAL | 326 | --- | --- | 167 |
| LD >=S | LOAD SIGNED GREATER THAN OR EQUAL | 327 | --- | --- | 167 |
| LD >=SL | LOAD DOUBLE SIGNED GREATER THAN OR EQUAL | 328 | --- | --- | 167 |
| LOG | LOGARITHM | 468 | @LOG | --- | 417 |
| LOGD | DOUBLE LOGARITHM | 859 | @LOGD | --- | 459 |

M

| Mnemonic | FUN code <br> Upward <br> Differentiation | Downward <br> Differentiation | Page |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| MAX | FIND MAXIMUM | 182 | @MAX | --- | 467 |
| MCMP | MULTIPLE COMPARE | 019 | @MCMP | --- | 182 |
| MCRO | MACRO | 099 | @MCRO | --- | 496 |
| MIN | FIND MINIMUM | 183 | @MIN | --- | 471 |
| MOV | MOVE | 021 | @MOV | --- | 199 |
| MOVB | MOVE BIT | 082 | @MOVB | --- | 204 |
| MOVD | MOVE DIGIT | 083 | @MOVD | --- | 206 |
| MOVL | DOUBLE MOVE | 498 | @MOVL | --- | 201 |
| MOVR | MOVE TO REGISTER | 560 | @MOVR | --- | 221 |
| MOVRW | MOVE TIMER/COUNTER PV TO REGIS- | 561 | --- | -- | 222 |
| TER | 692 | @MSKR | --- | 510 |  |
| MSKR | READ INTERRUPT MASK | SET INTERRUPT MASK | 690 | @MSKS | --- |
| MVN | MOVE NOT | 022 | @MVN | --- | 508 |
| MVNL | DOUBLE MOVE NOT | 499 | @MVNL | --- | 200 |

N

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NASL | SHIFT N-BITS LEFT | 580 | @ NASL | --- | 254 |
| NASR | SHIFT N-BITS RIGHT | 581 | @ NASR | --- | 259 |
| NEG | 2'S COMPLEMENT | 160 | @NEG | --- | 338 |
| NEGL | DOUBLE 2'S COMPLEMENT | 161 | @ NEGL | --- | 339 |
| NEXT | FOR-NEXT LOOPS | 513 | --- | --- | 147 |
| NOP | NO OPERATION | 000 | --- | --- | 134 |
| NOT | NOT | 520 | --- | --- | 111 |
| NSLL | $\begin{aligned} & \text { DOUBLE SHIFT } \\ & \text { N-BITS LEFT } \\ & \hline \end{aligned}$ | 582 | @ NSLL | --- | 256 |
| NSRL | DOUBLE SHIFT N-BITS RIGHT | 583 | @ NSRL | --- | 261 |

0

| Mnemonic Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OR | OR | --- | O OR | \%OR | 102 |
| OR $<$ | OR LESS THAN | 310 | --- | --- | 167 |


| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OR <> | OR NOT EQUAL | 305 | --- | --- | 167 |
| OR $<>$ D | OR DOUBLE FLOATING NOT EQUAL | 336 | --- | --- | 462 |
| OR $<>$ F | OR FLOATING NOT EQUAL | 330 | --- | --- | 421 |
| OR $<>$ L | OR DOUBLE NOT EQUAL | 306 | --- | --- | 167 |
| OR $<>$ S | OR SIGNED NOT EQUAL | 307 | --- | -- | 167 |
| OR <>SL | OR DOUBLE SIGNED NOT EQUAL | 308 | --- | --- | 167 |
| $\mathrm{OR}<\mathrm{D}$ | OR DOUBLE FLOATING LESS THAN | 337 | --- | --- | 462 |
| $\mathrm{OR}<\mathrm{F}$ | OR FLOATING LESS THAN | 331 | --- | --- | 421 |
| OR <L | OR DOUBLE LESS THAN | 311 | --- | --- | 167 |
| OR < S | OR SIGNED LESS THAN | 312 | --- | --- | 167 |
| OR < SL | OR DOUBLE SIGNED LESS THAN | 313 | --- | --- | 167 |
| OR = | OR EQUAL | 300 | --- | -- | 167 |
| OR = D | OR DOUBLE FLOATING EQUAL | 335 | --- | --- | 462 |
| $\mathrm{OR}=\mathrm{F}$ | OR FLOATING EQUAL | 329 | --- | --- | 421 |
| OR = L | OR DOUBLE EQUAL | 301 | --- | --- | 167 |
| $\mathrm{OR}=\mathrm{S}$ | OR SIGNED EQUAL | 302 | --- | --- | 167 |
| $\mathrm{OR}=\mathrm{SL}$ | OR DOUBLE SIGNED EQUAL | 303 | --- | --- | 167 |
| OR > | OR GREATER THAN | 320 | --- | --- | 167 |
| $\mathrm{OR}>\mathrm{D}$ | OR DOUBLE FLOATING GREATER THAN | 339 | --- | --- | 462 |
| $\mathrm{OR}>\mathrm{F}$ | OR FLOATING GREATER THAN | 333 | --- | --- | 421 |
| OR $>\mathrm{L}$ | OR DOUBLE GREATER THAN | 321 | --- | --- | 167 |
| $\mathrm{OR}>\mathrm{S}$ | OR SIGNED GREATER THAN | 322 | --- | -- | 167 |
| OR > SL | OR DOUBLE SIGNED GREATER THAN | 323 | --- | --- | 167 |
| OR LD | OR LOAD | --- | --- | --- | 107 |
| OR NOT | OR NOT | --- | --- | --- | 104 |
| OR TST | OR BIT TEST | 350 | --- | --- | 113 |
| OR TSTN | OR BIT TEST | 351 | --- | -- | 113 |
| OR <= | OR LESS THAN OR EQUAL | 315 | --- | --- | 167 |
| OR $<=$ D | OR DOUBLE FLOATING LESS THAN OR EQUAL | 338 | --- | --- | 462 |
| OR $<=\mathrm{F}$ | OR FLOATING LESS THAN OR EQUAL | 332 | --- | --- | 421 |
| OR $<=L$ | OR DOUBLE LESS THAN OR EQUAL | 316 | -- | -- | 167 |
| OR <=S | OR SIGNED LESS THAN OR EQUAL | 317 | --- | -- | 167 |
| $\mathrm{OR}<=\mathrm{SL}$ | OR DOUBLE SIGNED LESS THAN OR EQUAL | 318 | --- | --- | 167 |
| OR >= | OR GREATER THAN OR EQUAL | 325 | --- | --- | 167 |
| OR $>=$ D | OR DOUBLE FLOATING GREATER THAN OR EQUAL | 340 | --- | --- | 462 |
| OR $>=F$ | OR FLOATING GREATER THAN OR EQUAL | 334 | --- | --- | 421 |
| OR >=L | OR DOUBLE GREATER THAN OR EQUAL | 326 | --- | --- | 167 |
| OR $>=S$ | OR SIGNED GREATER THAN OR EQUAL | 327 | --- | --- | 167 |
| OR $>=$ SL | OR DOUBLE SIGNED GREATER THAN OR EQUAL | 328 | --- | --- | 167 |
| ORW | LOGICAL OR | 035 | @ ORW | --- | 354 |
| ORWL | DOUBLE LOGICAL OR | 611 | @ ORWL | --- | 356 |
| OUT | OUTPUT | --- | --- | --- | 117 |
| OUT NOT | OUTPUT NOT | --- | --- | --- | 118 |
| OUTB | SINGLE BIT OUTPUT | 534 | @ OUTB | --- | 132 |

P

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page <br> PRV |
| :--- | :--- | :--- | :--- | :--- | :--- |
| HIGH-SPEED COUNTER PV READ | 881 | @ PRV | --- | 527 |  |
| PULS | SET PULSES | 886 | @ PULS | --- | 543 |
| PLS2 | PULSE OUTPUT | 887 | @PLS2 | --- | 550 |
| PWR | EXPONENTIAL POWER | 840 | @PWR | --- | 419 |
| PWRD | DOUBLE EXPONENTIAL POWER | 860 | @PWRD | --- | 461 |

R

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RAD | DEGREES TO RADIANS | 458 | @ RAD | --- | 400 |
| RADD | DOUBLE DEGREES TO RADIANS | 849 | @ RADD | --- | 443 |
| RET | SUBROUTINE RETURN | 093 | --- | --- | 503 |
| RLNC | ROTATE LEFT WITHOUT CARRY | 574 | @ RLNC | --- | 245 |
| RLNL | DOUBLE ROTATE LEFT WITHOUT CARRY | 576 | @ RLNL | --- | 247 |
| ROL | ROTATE LEFT | 027 | @ROL | --- | 239 |
| ROLL | DOUBLE ROTATE LEFT | 572 | @ ROLL | --- | 241 |
| ROR | ROTATE RIGHT | 028 | @ ROR | --- | 242 |
| RORL | DOUBLE ROTATE RIGHT | 573 | @ RORL | --- | 244 |
| RRNC | ROTATE RIGHT WITHOUT CARRY | 575 | @ RRNC | --- | 248 |
| RRNL | DOUBLE ROTATE RIGHT WITHOUT CARRY | 577 | @ RRNL | --- | 250 |
| RSET | RESET | --- | @ RSET | \%RSET | 125 |
| RSTA | MULTIPLE BIT RESET | 531 | @ RSTA | --- | 126 |
| RSTB | SINGLE BIT RESET | 533 | @ RSTB | --- | 129 |
| RXD | RECEIVE | 235 | @ RXD | -- | 587 |

S

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SBN | SUBROUTINE ENTRY | 092 | -- | --- | 500 |
| SBS | SUBROUTINE CALL | 091 | @SBS | --- | 491 |
| SCL | SCALING | 194 | @SCL | --- | 475 |
| SCL2 | SCALING 2 | 486 | @SCL2 | --- | 479 |
| SCL3 | SCALING 3 | 487 | @SCL3 | --- | 483 |
| SET | SET | --- | @SET | \%SET | 125 |
| SETA | MULTIPLE BIT SET | 530 | @SETA | --- | 126 |
| SETB | SINGLE BIT SET | 532 | @SETB | --- | 129 |
| SFT | SHIFT REGISTER | 010 | --- | --- | 225 |
| SFTR | REVERSIBLE SHIFT REGISTER | 084 | @SFTR | --- | 227 |
| SIN | SINE | 460 | @SIN | --- | 403 |
| SIND | DOUBLE SINE | 851 | @ SIND | --- | 446 |
| SLD | ONE DIGIT SHIFT LEFT | 074 | @SLD | --- | 251 |
| SNXT | STEP START | 009 | --- | --- | 563 |
| SPED | SPEED OUTPUT | 885 | @SPED | --- | 537 |
| SQRT | SQUARE ROOT | 466 | @SQRT | --- | 413 |
| SQRTD | DOUBLE SQUARE ROOT | 857 | @SQRTD | --- | 456 |
| SRD | ONE DIGIT SHIFT RIGHT | 075 | @SRD | --- | 253 |
| STC | SET CARRY | 040 | @STC | --- | 606 |
| STIM | INTERVAL TIMER | 980 | @STIM | --- | 516 |
| STEP | STEP DEFINE | 008 | --- | --- | 563 |
| STUP | CHANGE SERIAL PORT SETUP | 237 | @STUP | --- | 592 |

T

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TAN | TANGENT | 462 | @ TAN | --- | 406 |
| TAND | DOUBLE TANGENT | 853 | @ TAND | --- | 449 |
| TCMP | TABLE COMPARE | 085 | @ TCMP | --- | 185 |
| TIM | TIMER | --- | --- | --- | 153 |
| TIMH | HIGH-SPEED TIMER | 015 | --- | --- | 156 |
| TMHH | ONE-MS TIMER | 540 | --- | --- | 158 |
| TRSM | TRACE MEMORY SAMPLING | 045 | --- | --- | 596 |
| TXD | TRANSMIT | 236 | @TXD | --- | 582 |

U

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page <br> UP |
| :--- | :--- | :--- | :--- | :--- | :--- |

w

| Mnemonic Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page <br> WSFT WORD SHIFT | 016 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $@$ WSFT | --- | 232 |  |  |  |

## X

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| XCGL | DOUBLE DATA EXCHANGE | 562 | @ XCGL | --- | 216 |
| XCHG | DATA EXCHANGE | 073 | @XCHG | --- | 215 |
| XFER | BLOCK TRANSFER | 070 | @ XFER | --- | 211 |
| XFRB | MULTIPLE BIT TRANSFER | 062 | @ XFRB | --- | 208 |
| XNRL | DOUBLE EXCLUSIVE NOR | 613 | @XNRL | --- | 363 |
| XNRW | EXCLUSIVE NOR | 037 | @XNRW | --- | 362 |
| XORL | DOUBLE EXCLUSIVE OR | 612 | @XORL | --- | 360 |
| XORW | EXCLUSIVE OR | 036 | @XORW | --- | 358 |

## Z

| Mnemonic | Instruction | FUN code | Upward <br> Differentiation | Downward <br> Differentiation | Page |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ZCP | AREA RANGE COMPARE | 088 | --- | --- | 193 |
| ZCPL | DOUBLE AREA RANGE COMPARE | 116 | --- | --- | 196 |

## Symbols

| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| + | SIGNED BINARY ADD WITHOUT CARRY | 400 | @+ | --- | 282 |
| ++ | INCREMENT BINARY | 590 | @++ | --- | 265 |
| ++B | INCREMENT BCD | 594 | @++B | --- | 273 |
| ++BL | DOUBLE INCREMENT BCD | 595 | @++BL | --- | 275 |
| ++L | DOUBLE INCREMENT BINARY | 591 | @++L | --- | 267 |
| +B | BCD ADD WITHOUT CARRY | 404 | @+B | --- | 289 |
| +BC | BCD ADD WITH CARRY | 406 | @+BC | --- | 292 |
| +BCL | DOUBLE BCD ADD WITH CARRY | 407 | @+BCL | -- | 293 |
| +BL | DOUBLE BCD ADD WITHOUT CARRY | 405 | @+BL | -- | 290 |
| +C | SIGNED BINARY ADD WITH CARRY | 402 | @+C | --- | 285 |
| +CL | DOUBLE SIGNED BINARY ADD WITH CARRY | 403 | @+CL | --- | 287 |
| +D | DOUBLE FLOATING-POINT ADD | 845 | @+D | --- | 436 |


| Mnemonic | Instruction | FUN code | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| +F | FLOATING-POINT ADD | 454 | @+F | --- | 392 |
| +L | DOUBLE SIGNED BINARY ADD WITHOUT CARRY | 401 | @+L | --- | 283 |
| - | SIGNED BINARY SUBTRACT WITHOUT CARRY | 410 | @- | --- | 295 |
| -- | DECREMENT BINARY | 592 | @-- | --- | 269 |
| --B | DECREMENT BCD | 596 | @--B | --- | 277 |
| --BL | DOUBLE DECREMENT BCD | 597 | @--BL | --- | 279 |
| --L | DOUBLE DECREMENT BINARY | 593 | @--L | --- | 271 |
| -B | BCD SUBTRACT WITHOUT CARRY | 414 | @-B | --- | 304 |
| -BC | BCD SUBTRACT WITH CARRY | 416 | @-BC | --- | 309 |
| -BCL | DOUBLE BCD SUBTRACT WITH CARRY | 417 | @-BCL | --- | 310 |
| -BL | DOUBLE BCD SUBTRACT WITHOUT CARRY | 415 | @-BL | --- | 306 |
| -C | SIGNED BINARY SUBTRACT WITH CARRY | 412 | @-C | --- | 300 |
| -CL | DOUBLE SIGNED BINARY SUBTRACT WITH CARRY | 413 | @-CL | --- | 302 |
| -D | DOUBLE FLOATING-POINT SUBTRACT | 846 | @-D | --- | 437 |
| -F | FLOATING-POINT SUBTRACT | 455 | @-F | --- | 394 |
| * | SIGNED BINARY MULTIPLY | 420 | @* | --- | 312 |
| *B | BCD MULTIPLY | 424 | @*B | --- | 318 |
| *BL | DOUBLE BCD MULTIPLY | 425 | @*BL | --- | 320 |
| *D | DOUBLE FLOATING-POINT MULTIPLY | 847 | @ *D | --- | 439 |
| *F | FLOATING-POINT MULTIPLY | 456 | @ *F | --- | 396 |
| *L | DOUBLE SIGNED BINARY MULTIPLY | 421 | @*L | --- | 314 |
| *U | UNSIGNED BINARY MULTIPLY | 422 | @*U | --- | 315 |
| *UL | DOUBLE UNSIGNED BINARY MULTIPLY | 423 | @*UL | --- | 317 |
| -L | DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY | 411 | @-L | --- | 296 |
| 1 | SIGNED BINARY DIVIDE | 430 | @/ | --- | 321 |
| /B | BCD DIVIDE | 434 | @/B | --- | 328 |
| /BL | DOUBLE BCD DIVIDE | 435 | @/BL | --- | 329 |
| /D | DOUBLE FLOATING-POINT DIVIDE | 848 | @/D | --- | 441 |
| /F | FLOATING-POINT DIVIDE | 457 | @/F | --- | 397 |
| /L | DOUBLE SIGNED BINARY DIVIDE | 431 | @/L | --- | 323 |
| U | UNSIGNED BINARY DIVIDE | 432 | @/U | --- | 324 |
| /UL | DOUBLE UNSIGNED BINARY DIVIDE | 433 | @/UL | --- | 326 |

## 2-4 List of Instructions by Function Code

| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| --- | LD | LOAD | @ LD | \%LD | 95 |
| --- | LD NOT | LOAD NOT | --- | --- | 97 |
| --- | AND | AND | @ AND | \%AND | 99 |
| --- | AND NOT | AND NOT | --- | --- | 101 |
| --- | OR | OR | @ OR | \%OR | 102 |
| --- | OR NOT | OR NOT | -- | --- | 104 |
| --- | AND LD | AND LOAD | --- | --- | 105 |
| --- | OR LD | OR LOAD | --- | --- | 107 |
| --- | OUT | OUTPUT | -- | --- | 117 |
| --- | OUT NOT | OUTPUT NOT | --- | --- | 118 |
| --- | SET | SET | @SET | \%SET | 125 |
| --- | RSET | RESET | @ RSET | \%RSET | 125 |
| --- | TIM | TIMER | --- | --- | 153 |
| --- | CNT | COUNTER | --- | -- | 160 |
| 000 | NOP | NO OPERATION | --- | --- | 134 |
| 001 | END | END | --- | -- | 134 |
| 002 | IL | INTERLOCK | --- | --- | 135 |
| 003 | ILC | INTERLOCK CLEAR | --- | --- | 135 |
| 004 | JMP | JUMP | --- | --- | 138 |
| 005 | JME | JUMP END | --- | --- | 138 |
| 006 | FAL | FAILURE ALARM | @ FAL | --- | 600 |
| 007 | FALS | SEVERE FAILURE ALARM | --- | -- | 603 |
| 008 | STEP | STEP DEFINE | --- | -- | 563 |
| 009 | SNXT | STEP START | --- | -- | 563 |
| 010 | SFT | SHIFT REGISTER | -- | --- | 225 |
| 011 | KEEP | KEEP | --- | --- | 119 |
| 012 | CNTR | REVERSIBLE COUNTER | --- | -- | 163 |
| 013 | DIFU | DIFFERENTIATE UP | --- | --- | 122 |
| 014 | DIFD | DIFFERENTIATE DOWN | --- | -- | 122 |
| 015 | TIMH | HIGH-SPEED TIMER | --- | --- | 156 |
| 016 | WSFT | WORD SHIFT | @ WSFT | --- | 232 |
| 017 | ASFT | ASYNCHRONOUS SHIFT REGISTER | @ ASFT | -- | 230 |
| 019 | MCMP | MULTIPLE COMPARE | @ MCMP | --- | 182 |
| 020 | CMP | UNSIGNED COMPARE | --- | --- | 172 |
| 021 | MOV | MOVE | @ MOV | --- | 199 |
| 022 | MVN | MOVE NOT | @MVN | --- | 200 |
| 023 | BIN | BCD-TO-BINARY | @ BIN | --- | 331 |
| 024 | BCD | BINARY-TO-BCD | @ BCD | --- | 334 |
| 025 | ASL | ARITHMETIC SHIFT LEFT | @ ASL | --- | 233 |
| 026 | ASR | ARITHMETIC SHIFT RIGHT | @ ASR | --- | 236 |
| 027 | ROL | ROTATE LEFT | @ ROL | --- | 239 |
| 028 | ROR | ROTATE RIGHT | @ ROR | --- | 242 |
| 029 | COM | COMPLEMENT | @COM | --- | 365 |
| 034 | ANDW | LOGICAL AND | @ ANDW | --- | 351 |
| 035 | ORW | LOGICAL OR | @ ORW | --- | 354 |
| 036 | XORW | EXCLUSIVE OR | @ XORW | --- | 358 |
| 037 | XNRW | EXCLUSIVE NOR | @XNRW | --- | 362 |
| 040 | STC | SET CARRY | @STC | --- | 606 |
| 041 | CLC | CLEAR CARRY | @CLC | --- | 606 |
| 045 | TRSM | TRACE MEMORY SAMPLING | --- | --- | 596 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 058 | BINL | DOUBLE BCD-TO-DOUBLE BINARY | @ BINL | --- | 333 |
| 059 | BCDL | DOUBLE BINARY-TO-DOUBLE BCD | @BCDL | --- | 336 |
| 060 | CMPL | DOUBLE UNSIGNED COMPARE | --- | --- | 175 |
| 062 | XFRB | MULTIPLE BIT TRANSFER | @XFRB | --- | 208 |
| 067 | BCNT | BIT COUNTER | @BCNT | --- | 375 |
| 068 | BCMP | UNSIGNED BLOCK COMPARE | @BCMP | --- | 187 |
| 069 | APR | ARITHMETIC PROCESS | @APR | --- | 368 |
| 070 | XFER | BLOCK TRANSFER | @XFER | --- | 211 |
| 071 | BSET | BLOCK SET | @BSET | --- | 213 |
| 073 | XCHG | DATA EXCHANGE | @XCHG | --- | 215 |
| 074 | SLD | ONE DIGIT SHIFT LEFT | @SLD | --- | 251 |
| 075 | SRD | ONE DIGIT SHIFT RIGHT | @SRD | --- | 253 |
| 080 | DIST | SINGLE WORD DISTRIBUTE | @ DIST | --- | 217 |
| 081 | COLL | DATA COLLECT | @COLL | --- | 219 |
| 082 | MOVB | MOVE BIT | @MOVB | --- | 204 |
| 083 | MOVD | MOVE DIGIT | @MOVD | --- | 206 |
| 084 | SFTR | REVERSIBLE SHIFT REGISTER | @SFTR | --- | 227 |
| 085 | TCMP | TABLE COMPARE | @TCMP | --- | 185 |
| 086 | ASC | ASCII CONVERT | @ ASC | --- | 341 |
| 088 | ZCP | AREA RANGE COMPARE | --- | --- | 193 |
| 091 | SBS | SUBROUTINE CALL | @SBS | --- | 491 |
| 092 | SBN | SUBROUTINE ENTRY | --- | --- | 500 |
| 093 | RET | SUBROUTINE RETURN | --- | --- | 503 |
| 096 | BPRG | BLOCK PROGRAM BEGIN | --- | --- | 611 |
| 097 | IORF | I/O REFRESH | @IORF | --- | 580 |
| 099 | MCRO | MACRO | @MCRO | --- | 496 |
| 114 | CPS | SIGNED BINARY COMPARE | --- | --- | 177 |
| 115 | CPSL | DOUBLE SIGNED BINARY COMPARE | --- | --- | 180 |
| 116 | ZCPL | DOUBLE AREA RANGE COMPARE | --- | --- | 196 |
| 160 | NEG | 2'S COMPLEMENT | @NEG | --- | 338 |
| 161 | NEGL | DOUBLE 2'S COMPLEMENT | @NEGL | --- | 339 |
| 162 | HEX | ASCII TO HEX | @HEX | --- | 345 |
| 182 | MAX | FIND MAXIMUM | @MAX | --- | 467 |
| 183 | MIN | FIND MINIMUM | @MIN | --- | 471 |
| 194 | SCL | SCALING | @SCL | --- | 475 |
| 195 | AVG | AVERAGE | --- | --- | 486 |
| 235 | RXD | RECEIVE | @RXD | --- | 587 |
| 236 | TXD | TRANSMIT | @TXD | --- | 582 |
| 237 | STUP | CHANGE SERIAL PORT SETUP | @STUP | --- | 592 |
| 286 | GETID | GET VARIABLE ID | @ GETID | --- | 618 |
| 300 | AND = | AND EQUAL | --- | --- | 167 |
| 300 | LD = | LOAD EQUAL | --- | --- | 167 |
| 300 | OR = | OR EQUAL | --- | --- | 167 |
| 301 | AND $=\mathrm{L}$ | AND DOUBLE EQUAL | --- | --- | 167 |
| 301 | LD = L | LOAD DOUBLE EQUAL | --- | --- | 167 |
| 301 | OR = L | OR DOUBLE EQUAL | --- | --- | 167 |
| 302 | AND $=$ S | AND SIGNED EQUAL | --- | --- | 167 |
| 302 | LD =S | LOAD SIGNED EQUAL | --- | --- | 167 |
| 302 | OR =S | OR SIGNED EQUAL | --- | --- | 167 |
| 303 | AND =SL | AND DOUBLE SIGNED EQUAL | --- | --- | 167 |
| 303 | LD = SL | LOAD DOUBLE SIGNED EQUAL | --- | --- | 167 |
| 303 | $\mathrm{OR}=\mathrm{SL}$ | OR DOUBLE SIGNED EQUAL | --- | --- | 167 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 305 | AND <> | AND NOT EQUAL | --- | --- | 167 |
| 305 | LD <> | LOAD NOT EQUAL | --- | --- | 167 |
| 305 | OR <> | OR NOT EQUAL | --- | --- | 167 |
| 306 | AND <>L | AND DOUBLE NOT EQUAL | --- | --- | 167 |
| 306 | LD <>L | LOAD DOUBLE NOT EQUAL | --- | --- | 167 |
| 306 | OR $<>$ L | OR DOUBLE NOT EQUAL | --- | --- | 167 |
| 307 | AND <>S | AND SIGNED NOT EQUAL | --- | --- | 167 |
| 307 | LD <>S | LOAD SIGNED NOT EQUAL | --- | --- | 167 |
| 307 | OR <>S | OR SIGNED NOT EQUAL | --- | --- | 167 |
| 308 | AND <>SL | AND DOUBLE SIGNED NOT EQUAL | --- | --- | 167 |
| 308 | LD <>SL | LOAD DOUBLE SIGNED NOT EQUAL | --- | --- | 167 |
| 308 | OR <>SL | OR DOUBLE SIGNED NOT EQUAL | --- | --- | 167 |
| 310 | AND < | AND LESS THAN | --- | --- | 167 |
| 310 | LD < | LOAD LESS THAN | --- | --- | 167 |
| 310 | OR < | OR LESS THAN | --- | --- | 167 |
| 311 | AND <L | AND DOUBLE LESS THAN | --- | --- | 167 |
| 311 | LD <L | LOAD DOUBLE LESS THAN | --- | --- | 167 |
| 311 | OR <L | OR DOUBLE LESS THAN | --- | --- | 167 |
| 312 | AND < S | AND SIGNED LESS THAN | --- | --- | 167 |
| 312 | LD <S | LOAD SIGNED LESS THAN | --- | --- | 167 |
| 312 | OR < S | OR SIGNED LESS THAN | --- | --- | 167 |
| 313 | AND <SL | AND DOUBLE SIGNED LESS THAN | --- | --- | 167 |
| 313 | LD <SL | LOAD DOUBLE SIGNED LESS THAN | --- | --- | 167 |
| 313 | OR < SL | OR DOUBLE SIGNED LESS THAN | --- | --- | 167 |
| 315 | AND <= | AND LESS THAN OR EQUAL | --- | --- | 167 |
| 315 | LD <= | LOAD LESS THAN OR EQUAL | --- | --- | 167 |
| 315 | OR <= | OR LESS THAN OR EQUAL | --- | --- | 167 |
| 316 | AND <=L | AND DOUBLE LESS THAN OR EQUAL | --- | --- | 167 |
| 316 | LD <=L | LOAD DOUBLE LESS THAN OR EQUAL | --- | --- | 167 |
| 316 | OR <=L | OR DOUBLE LESS THAN OR EQUAL | --- | --- | 167 |
| 317 | AND $<=$ S | AND SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 317 | LD $<=$ S | LOAD SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 317 | OR <=S | OR SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 318 | AND <=SL | AND DOUBLE SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 318 | LD <=SL | LOAD DOUBLE SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 318 | OR <=SL | OR DOUBLE SIGNED LESS THAN OR EQUAL | --- | --- | 167 |
| 320 | AND > | AND GREATER THAN | --- | --- | 167 |
| 320 | LD > | LOAD GREATER THAN | --- | --- | 167 |
| 320 | OR > | OR GREATER THAN | --- | --- | 167 |
| 321 | AND > L | AND DOUBLE GREATER THAN | --- | --- | 167 |
| 321 | LD >L | LOAD DOUBLE GREATER THAN | --- | --- | 167 |
| 321 | OR $>\mathrm{L}$ | OR DOUBLE GREATER THAN | --- | --- | 167 |
| 322 | AND $>$ S | AND SIGNED GREATER THAN | --- | --- | 167 |
| 322 | LD >S | LOAD SIGNED GREATER THAN | --- | --- | 167 |
| 322 | OR >S | OR SIGNED GREATER THAN | --- | --- | 167 |
| 323 | AND >SL | AND DOUBLE SIGNED GREATER THAN | --- | --- | 167 |
| 323 | LD >SL | LOAD DOUBLE SIGNED GREATER THAN | --- | --- | 167 |
| 323 | OR >SL | OR DOUBLE SIGNED GREATER THAN | --- | --- | 167 |
| 325 | AND >= | AND GREATER THAN OR EQUAL | --- | --- | 167 |
| 325 | LD >= | LOAD GREATER THAN OR EQUAL | --- | --- | 167 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 325 | OR >= | OR GREATER THAN OR EQUAL | --- | --- | 167 |
| 326 | AND >=L | AND DOUBLE GREATER THAN OR EQUAL | --- | --- | 167 |
| 326 | LD >=L | LOAD DOUBLE GREATER THAN OR EQUAL | --- | --- | 167 |
| 326 | OR > $=$ L | OR DOUBLE GREATER THAN OR EQUAL | --- | --- | 167 |
| 327 | AND >=S | AND SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 327 | LD >=S | LOAD SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 327 | OR >=S | OR SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 328 | AND >=SL | AND DOUBLE SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 328 | LD >=SL | LOAD DOUBLE SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 328 | OR >=SL | OR DOUBLE SIGNED GREATER THAN OR EQUAL | --- | --- | 167 |
| 329 | AND =F | AND FLOATING EQUAL | --- | --- | 421 |
| 329 | LD =F | LOAD FLOATING EQUAL | --- | --- | 421 |
| 329 | OR =F | OR FLOATING EQUAL | --- | --- | 421 |
| 330 | AND <>F | AND FLOATING NOT EQUAL | --- | --- | 421 |
| 330 | LD $<>$ F | LOAD FLOATING NOT EQUAL | --- | --- | 421 |
| 330 | OR <>F | OR FLOATING NOT EQUAL | --- | --- | 421 |
| 331 | AND < F | AND FLOATING LESS THAN | --- | --- | 421 |
| 331 | LD < F | LOAD FLOATING LESS THAN | --- | --- | 421 |
| 331 | OR <F | OR FLOATING LESS THAN | --- | --- | 421 |
| 332 | AND < $<$ F | AND FLOATING LESS THAN OR EQUAL | --- | --- | 421 |
| 332 | LD < $=$ F | LOAD FLOATING LESS THAN OR EQUAL | --- | --- | 421 |
| 332 | OR <=F | OR FLOATING LESS THAN OR EQUAL | --- | --- | 421 |
| 333 | AND $>\mathrm{F}$ | AND FLOATING GREATER THAN | --- | --- | 421 |
| 333 | LD >F | LOAD FLOATING GREATER THAN | --- | --- | 421 |
| 333 | OR $>\mathrm{F}$ | OR FLOATING GREATER THAN | --- | --- | 421 |
| 334 | AND >=F | AND FLOATING GREATER THAN OR EQUAL | --- | --- | 421 |
| 334 | LD >=F | LOAD FLOATING GREATER THAN OR EQUAL | --- | --- | 421 |
| 334 | OR >=F | OR FLOATING GREATER THAN OR EQUAL | --- | --- | 421 |
| 335 | AND = D | AND DOUBLE FLOATING EQUAL | --- | --- | 462 |
| 335 | LD =D | LOAD DOUBLE FLOATING EQUAL | --- | --- | 462 |
| 335 | OR = D | OR DOUBLE FLOATING EQUAL | --- | --- | 462 |
| 336 | AND <>D | AND DOUBLE FLOATING NOT EQUAL | --- | --- | 462 |
| 336 | LD $<>$ D | LOAD DOUBLE FLOATING NOT EQUAL | --- | --- | 462 |
| 336 | OR $<>$ D | OR DOUBLE FLOATING NOT EQUAL | --- | --- | 462 |
| 337 | AND < D | AND DOUBLE FLOATING LESS THAN | --- | --- | 462 |
| 337 | LD < D | LOAD DOUBLE FLOATING LESS THAN | --- | --- | 462 |
| 337 | OR < D | OR DOUBLE FLOATING LESS THAN | --- | --- | 462 |
| 338 | AND $<=$ D | AND DOUBLE FLOATING LESS THAN OR EQUAL | --- | --- | 462 |
| 338 | LD <=D | LOAD DOUBLE FLOATING LESS THAN OR EQUAL | --- | --- | 462 |
| 338 | OR <=D | OR DOUBLE FLOATING LESS THAN OR EQUAL | --- | --- | 462 |
| 339 | AND >D | AND DOUBLE FLOATING GREATER THAN | --- | --- | 462 |
| 339 | LD >D | LOAD DOUBLE FLOATING GREATER THAN | --- | --- | 462 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 339 | OR >D | OR DOUBLE FLOATING GREATER THAN | -- | --- | 462 |
| 340 | AND >=D | AND DOUBLE FLOATING GREATER THAN OR EQUAL | --- | --- | 462 |
| 340 | LD >=D | LOAD DOUBLE FLOATING GREATER THAN OR EQUAL | --- | --- | 462 |
| 340 | OR >=D | OR DOUBLE FLOATING GREATER THAN OR EQUAL | --- | --- | 462 |
| 350 | AND TST | AND BIT TEST | --- | --- | 113 |
| 350 | LD TST | LOAD BIT TEST | --- | --- | 113 |
| 350 | OR TST | OR BIT TEST | --- | --- | 113 |
| 351 | AND TSTN | AND BIT TEST NOT | --- | --- | 113 |
| 351 | LD TSTN | LOAD BIT TEST NOT | --- | --- | 113 |
| 351 | OR TSTN | OR BIT TEST NOT | --- | --- | 113 |
| 400 | + | SIGNED BINARY ADD WITHOUT CARRY | @+ | --- | 282 |
| 401 | +L | DOUBLE SIGNED BINARY ADD WITHOUT CARRY | @+L | --- | 283 |
| 402 | +C | SIGNED BINARY ADD WITH CARRY | @+C | --- | 285 |
| 403 | +CL | DOUBLE SIGNED BINARY ADD WITH CARRY | @+CL | --- | 287 |
| 404 | +B | BCD ADD WITHOUT CARRY | @+B | --- | 289 |
| 405 | +BL | DOUBLE BCD ADD WITHOUT CARRY | @+BL | --- | 290 |
| 406 | +BC | BCD ADD WITH CARRY | @+BC | --- | 292 |
| 407 | +BCL | DOUBLE BCD ADD WITH CARRY | @+BCL | --- | 293 |
| 410 | - | SIGNED BINARY SUBTRACT WITHOUT CARRY | @- | --- | 295 |
| 411 | -L | DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY | @-L | --- | 296 |
| 412 | -C | SIGNED BINARY SUBTRACT WITH CARRY | @-C | --- | 300 |
| 413 | -CL | DOUBLE SIGNED BINARY SUBTRACT WITH CARRY | @-CL | --- | 302 |
| 414 | -B | BCD SUBTRACT WITHOUT CARRY | @-B | --- | 304 |
| 415 | -BL | DOUBLE BCD SUBTRACT WITHOUT CARRY | @-BL | --- | 306 |
| 416 | -BC | BCD SUBTRACT WITH CARRY | @-BC | --- | 309 |
| 417 | -BCL | DOUBLE BCD SUBTRACT WITH CARRY | @-BCL | --- | 310 |
| 420 | * | SIGNED BINARY MULTIPLY | @* | --- | 312 |
| 421 | *L | DOUBLE SIGNED BINARY MULTIPLY | @*L | --- | 314 |
| 422 | *U | UNSIGNED BINARY MULTIPLY | @*U | --- | 315 |
| 423 | *UL | DOUBLE UNSIGNED BINARY MULTIPLY | @*UL | --- | 317 |
| 424 | *B | BCD MULTIPLY | @*B | --- | 318 |
| 425 | *BL | DOUBLE BCD MULTIPLY | @*BL | --- | 320 |
| 430 | 1 | SIGNED BINARY DIVIDE | @/ | --- | 321 |
| 431 | /L | DOUBLE SIGNED BINARY DIVIDE | @/L | --- | 323 |
| 432 | U | UNSIGNED BINARY DIVIDE | @/U | --- | 324 |
| 433 | /UL | DOUBLE UNSIGNED BINARY DIVIDE | @/UL | --- | 326 |
| 434 | /B | BCD DIVIDE | @/B | --- | 328 |
| 435 | /BL | DOUBLE BCD DIVIDE | @/BL | --- | 329 |
| 450 | FIX | FLOATING TO 16-BIT | @ FIX | --- | 386 |
| 451 | FIXL | FLOATING TO 32-BIT | @FIXL | --- | 388 |
| 452 | FLT | 16-BIT TO FLOATING | @ FLT | --- | 389 |
| 453 | FLTL | 32-BIT TO FLOATING | @ FLTL | --- | 390 |
| 454 | +F | FLOATING-POINT ADD | @+F | --- | 392 |
| 455 | -F | FLOATING-POINT SUBTRACT | @-F | --- | 394 |
| 456 | *F | FLOATING-POINT MULTIPLY | @*F | --- | 396 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 457 | /F | FLOATING-POINT DIVIDE | @/F | --- | 397 |
| 458 | RAD | DEGREES TO RADIANS | @RAD | --- | 400 |
| 459 | DEG | RADIANS-TO DEGREES | @DEG | --- | 401 |
| 460 | SIN | SINE | @SIN | --- | 403 |
| 461 | COS | COSINE | @COS | --- | 404 |
| 462 | TAN | TANGENT | @TAN | --- | 406 |
| 463 | ASIN | ARC SINE | @ASIN | --- | 408 |
| 464 | ACOS | ARC COSINE | @ACOS | --- | 410 |
| 465 | ATAN | ARC TANGENT | @ ATAN | --- | 412 |
| 466 | SQRT | SQUARE ROOT | @SQRT | --- | 413 |
| 467 | EXP | EXPONENT | @EXP | --- | 415 |
| 468 | LOG | LOGARITHM | @LOG | --- | 417 |
| 486 | SCL2 | SCALING 2 | @SCL2 | --- | 479 |
| 487 | SCL3 | SCALING 3 | @SCL3 | --- | 483 |
| 498 | MOVL | DOUBLE MOVE | @MOVL | --- | 201 |
| 499 | MVNL | DOUBLE MOVE NOT | @MVNL | --- | 203 |
| 502 | BCMP2 | EXPANDED BLOCK COMPARE | @BCMP2 | --- | 190 |
| 510 | CJP | CONDITIONAL JUMP | --- | --- | 141 |
| 511 | CJPN | CONDITIONAL JUMP | --- | --- | 141 |
| 512 | FOR | FOR-NEXT LOOPS | --- | --- | 147 |
| 513 | NEXT | FOR-NEXT LOOPS | --- | --- | 147 |
| 514 | BREAK | BREAK LOOP | --- | --- | 150 |
| 515 | JMP0 | MULTIPLE JUMP | --- | --- | 145 |
| 516 | JME0 | MULTIPLE JUMP END | --- | --- | 145 |
| 520 | NOT | NOT | --- | --- | 111 |
| 521 | UP | CONDITION ON | --- | --- | 112 |
| 522 | DOWN | CONDITION OFF | --- | --- | 112 |
| 530 | SETA | MULTIPLE BIT SET | @SETA | --- | 126 |
| 531 | RSTA | MULTIPLE BIT RESET | @RSTA | --- | 126 |
| 532 | SETB | SINGLE BIT SET | @SETB | --- | 129 |
| 533 | RSTB | SINGLE BIT RESET | @RSTB | --- | 129 |
| 534 | OUTB | SINGLE BIT OUTPUT | @ OUTB | --- | 132 |
| 540 | TMHH | ONE-MS TIMER | --- | --- | 158 |
| 560 | MOVR | MOVE TO REGISTER | @MOVR | --- | 221 |
| 561 | MOVRW | MOVE TIMER/COUNTER PV TO REGISTER | @MOVRW | --- | 222 |
| 562 | XCGL | DOUBLE DATA EXCHANGE | @XCGL | --- | 216 |
| 570 | ASLL | DOUBLE SHIFT LEFT | @ ASLL | --- | 235 |
| 571 | ASRL | DOUBLE SHIFT RIGHT | @ASRL | --- | 238 |
| 572 | ROLL | DOUBLE ROTATE LEFT | @ROLL | -- | 241 |
| 573 | RORL | DOUBLE ROTATE RIGHT | @RORL | --- | 244 |
| 574 | RLNC | ROTATE LEFT WITHOUT CARRY | @RLNC | --- | 245 |
| 575 | RRNC | ROTATE RIGHT WITHOUT CARRY | @ RRNC | --- | 248 |
| 576 | RLNL | DOUBLE ROTATE LEFT WITHOUT CARRY | @RLNL | --- | 247 |
| 577 | RRNL | DOUBLE ROTATE RIGHT WITHOUT CARRY | @RRNL | --- | 250 |
| 580 | NASL | SHIFT N-BITS LEFT | @NASL | --- | 254 |
| 581 | NASR | SHIFT N-BITS RIGHT | @NASR | --- | 259 |
| 582 | NSLL | DOUBLE SHIFT N-BITS LEFT | @ NSLL | --- | 256 |
| 583 | NSRL | DOUBLE SHIFT N-BITS RIGHT | @ NSRL | --- | 261 |
| 590 | ++ | INCREMENT BINARY | @++ | --- | 265 |


| Function code | Mnemonic | Instruction | Upward Differentiation | Downward Differentiation | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 591 | ++L | DOUBLE INCREMENT BINARY | @++L | --- | 267 |
| 592 | -- | DECREMENT BINARY | @-- | --- | 269 |
| 593 | --L | DOUBLE DECREMENT BINARY | @--L | --- | 271 |
| 594 | ++B | INCREMENT BCD | @++B | --- | 273 |
| 595 | ++BL | DOUBLE INCREMENT BCD | @++BL | --- | 275 |
| 596 | --B | DECREMENT BCD | @--B | --- | 277 |
| 597 | --BL | DOUBLE DECREMENT BCD | @--BL | --- | 279 |
| 610 | ANDL | DOUBLE LOGICAL AND | @ ANDL | --- | 353 |
| 611 | ORWL | DOUBLE LOGICAL OR | @ ORWL | --- | 356 |
| 612 | XORL | DOUBLE EXCLUSIVE OR | @XORL | --- | 360 |
| 613 | XNRL | DOUBLE EXCLUSIVE NOR | @XNRL | --- | 363 |
| 614 | COML | DOUBLE COMPLEMENT | @COML | --- | 366 |
| 690 | MSKS | SET INTERRUPT MASK | @MSKS | --- | 508 |
| 691 | CLI | CLEAR INTERRUPT | @CLI | --- | 512 |
| 692 | MSKR | READ INTERRUPT MASK | @MSKR | --- | 510 |
| 693 | DI | DISABLE INTERRUPTS | @DI | --- | 513 |
| 694 | El | ENABLE INTERRUPTS | --- | --- | 514 |
| 801 | BEND | BLOCK PROGRAM END | --- | --- | 611 |
| 802 | IF | CONDITIONAL BRANCHING BLOCK | --- | --- | 613 |
| 802 | IF | CONDITIONAL BRANCHING BLOCK | --- | --- | 613 |
| 802 | IF NOT | CONDITIONAL BRANCHING BLOCK NOT | --- | --- | 613 |
| 803 | ELSE | ELSE | --- | --- | 613 |
| 804 | IEND | IF END | --- | --- | 613 |
| 840 | PWR | EXPONENTIAL POWER | @PWR | --- | 419 |
| 841 | FIXD | DOUBLE FLOATING TO 16-BIT BINARY | @ FIXD | --- | 430 |
| 842 | FIXLD | DOUBLE FLOATING TO 32-BIT BINARY | @FIXLD | --- | 432 |
| 843 | DBL | 16-BIT BINARY TO DOUBLE FLOATING | @DBL | --- | 433 |
| 844 | DBLL | 32-BIT BINARY TO DOUBLE FLOATING | @DBLL | --- | 434 |
| 845 | +D | DOUBLE FLOATING-POINT ADD | @+D | --- | 436 |
| 846 | -D | DOUBLE FLOATING-POINT SUBTRACT | @-D | --- | 437 |
| 847 | *D | DOUBLE FLOATING-POINT MULTIPLY | @ *D | --- | 439 |
| 848 | /D | DOUBLE FLOATING-POINT DIVIDE | @/D | --- | 441 |
| 849 | RADD | DOUBLE DEGREES TO RADIANS | @RADD | --- | 443 |
| 850 | DEGD | DOUBLE RADIANS TO DEGREES | @RADD | --- | 444 |
| 851 | SIND | DOUBLE SINE | @ SIND | --- | 446 |
| 852 | COSD | DOUBLE COSINE | @COSD | --- | 447 |
| 853 | TAND | DOUBLE TANGENT | @TAND | --- | 449 |
| 854 | ASIND | DOUBLE ARC SINE | @ ASIND | --- | 450 |
| 855 | ACOSD | DOUBLE ARC COSINE | @ACOSD | --- | 452 |
| 856 | ATAND | DOUBLE ARC TANGENT | @ATAND | --- | 454 |
| 857 | SQRTD | DOUBLE SQUARE ROOT | @SQRTD | --- | 456 |
| 858 | EXPD | DOUBLE EXPONENT | @EXPD | --- | 457 |
| 859 | LOGD | DOUBLE LOGARITHM | @LOGD | --- | 459 |
| 860 | PWRD | DOUBLE EXPONENTIAL POWER | @PWRD | --- | 461 |
| 880 | INI | MODE CONTROL | @ INI | --- | 521 |
| 881 | PRV | HIGH-SPEED COUNTER PV READ | @PRV | --- | 527 |
| 882 | CTBL | COMPARISON TABLE LOAD | @CTBL | --- | 530 |
| 885 | SPED | SPEED OUTPUT | @SPED | --- | 537 |
| 886 | PULS | SET PULSES | @PULS | --- | 543 |
| 887 | PLS2 | PULSE OUTPUT | @PLS2 | --- | 550 |
| 888 | ACC | ACCELERATION CONTROL | @ ACC | --- | 555 |
| 980 | STIM | INTERVAL TIMER | @STIM | --- | 516 |


| Function code | Mnemonic | Upward <br> Differentiation | Downward <br> Differentiation | Page <br> 981 | AXIS |
| :--- | :--- | :--- | :--- | :--- | :--- |

## SECTION 3 Instructions


#### Abstract

This section describes each of the instructions that can be used in programming the FQM1. Instructions are described in order of function, as classified in Section 2 Summary of Instructions.


3-1 Notation and Layout of Instruction Descriptions92
3-2 Sequence Input Instructions ..... 95
3-2-1 LOAD: LD ..... 95
3-2-2 LOAD NOT: LD NOT ..... 97
3-2-3 AND: AND ..... 99
3-2-4 AND NOT: AND NOT ..... 101
3-2-5 OR: OR ..... 102
3-2-6 OR NOT: OR NOT ..... 104
3-2-7 AND LOAD: AND LD ..... 105
3-2-8 OR LOAD: OR LD. ..... 107
3-2-9 Differentiated Instructions ..... 109
3-2-10 Operation Timing for I/O Instructions ..... 110
3-2-11 TR Bits ..... 110
3-2-12 NOT: NOT(520) ..... 111
3-2-13 CONDITION ON/OFF: UP(521) and DOWN(522) ..... 112
3-2-14 BIT TEST: TST(350) and TSTN(351) ..... 113
3-3 Sequence Output Instructions ..... 117
3-3-1 OUTPUT: OUT ..... 117
3-3-2 OUTPUT NOT: OUT NOT ..... 118
3-3-3 KEEP: $\operatorname{KEEP}(011)$ ..... 119
3-3-4 DIFFERENTIATE UP/DOWN: DIFU(013) and DIFD(014) ..... 122
3-3-5 SET and RESET: SET and RSET ..... 125
3-3-6 MULTIPLE BIT SET/RESET: SETA(530)/RSTA(531) ..... 126
3-3-7 SINGLE BIT SET/RESET: SETB(532)/RSTB(533) ..... 129
3-3-8 SINGLE BIT OUTPUT: OUTB(534) ..... 132
3-4 Sequence Control Instructions ..... 134
3-4-1 END: END(001) ..... 134
3-4-2 NO OPERATION: $\operatorname{NOP}(000)$ ..... 134
3-4-3 INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003) ..... 135
3-4-4 JUMP and JUMP END: JMP(004) and JME(005) ..... 138
3-4-5 CONDITIONAL JUMP: CJP(510)/CJPN(511) ..... 141
3-4-6 MULTIPLE JUMP and JUMP END: JMP0(515) and JME0(516) ..... 145
3-4-7 FOR-NEXT LOOPS: FOR(512)/NEXT(513) ..... 147
3-4-8 BREAK LOOP: BREAK(514) ..... 150
3-5 Timer and Counter Instructions ..... 152
3-5-1 TIMER: TIM ..... 153
3-5-2 HIGH-SPEED TIMER: TIMH(015) ..... 156
3-5-3 ONE-MS TIMER: TMHH(540) ..... 158
3-5-4 COUNTER: CNT ..... 160
3-5-5 REVERSIBLE COUNTER: CNTR(012) ..... 163
3-6 Comparison Instructions ..... 167
3-6-1 Input Comparison Instructions (300 to 328) ..... 167
3-6-2 COMPARE: CMP(020) ..... 172
3-6-3 DOUBLE COMPARE: CMPL(060) ..... 175
3-6-4 SIGNED BINARY COMPARE: CPS(114) ..... 177
3-6-5 DOUBLE SIGNED BINARY COMPARE: CPSL(115) ..... 180
3-6-6 MULTIPLE COMPARE: MCMP(019) ..... 182
3-6-7 TABLE COMPARE: TCMP(085) ..... 185
3-6-8 BLOCK COMPARE: BCMP(068) ..... 187
3-6-9 EXPANDED BLOCK COMPARE: BCMP2(502) ..... 190
3-6-10 AREA RANGE COMPARE: ZCP(088) ..... 193
3-6-11 DOUBLE AREA RANGE COMPARE: ZCPL(116) ..... 196
3-7 Data Movement Instructions ..... 199
3-7-1 MOVE: $\operatorname{MOV}(021)$ ..... 199
3-7-2 MOVE NOT: MVN(022) ..... 200
3-7-3 DOUBLE MOVE: MOVL(498) ..... 201
3-7-4 DOUBLE MOVE NOT: MVNL(499) ..... 203
3-7-5 MOVE BIT: MOVB(082) ..... 204
3-7-6 MOVE DIGIT: $\operatorname{MOVD}(083)$ ..... 206
3-7-7 MULTIPLE BIT TRANSFER: XFRB(062) ..... 208
3-7-8 BLOCK TRANSFER: XFER(070) ..... 211
3-7-9 BLOCK SET: BSET(071) ..... 213
3-7-10 DATA EXCHANGE: XCHG(073) ..... 215
3-7-11 DOUBLE DATA EXCHANGE: XCGL(562) ..... 216
3-7-12 SINGLE WORD DISTRIBUTE: DIST(080) ..... 217
3-7-13 DATA COLLECT: COLL(081) ..... 219
3-7-14 MOVE TO REGISTER: MOVR(560) ..... 221
3-7-15 MOVE TIMER/COUNTER PV TO REGISTER: MOVRW(561) ..... 222
3-8 Data Shift Instructions ..... 225
3-8-1 SHIFT REGISTER: SFT(010) ..... 225
3-8-2 REVERSIBLE SHIFT REGISTER: SFTR(084) ..... 227
3-8-3 ASYNCHRONOUS SHIFT REGISTER: ASFT(017) ..... 230
3-8-4 WORD SHIFT: WSFT(016) ..... 232
3-8-5 ARITHMETIC SHIFT LEFT: ASL(025) ..... 233
3-8-6 DOUBLE SHIFT LEFT: ASLL(570) ..... 235
3-8-7 ARITHMETIC SHIFT RIGHT: ASR(026) ..... 236
3-8-8 DOUBLE SHIFT RIGHT: ASRL(571) ..... 238
3-8-9 ROTATE LEFT: ROL(027) ..... 239
3-8-10 DOUBLE ROTATE LEFT: ROLL(572) ..... 241
3-8-11 ROTATE RIGHT: ROR(028) ..... 242
3-8-12 DOUBLE ROTATE RIGHT: RORL(573) ..... 244
3-8-13 ROTATE LEFT WITHOUT CARRY: RLNC(574) ..... 245
3-8-14 DOUBLE ROTATE LEFT WITHOUT CARRY: RLNL(576) ..... 247
3-8-15 ROTATE RIGHT WITHOUT CARRY: RRNC(575) ..... 248
3-8-16 DOUBLE ROTATE RIGHT WITHOUT CARRY: RRNL(577) ..... 250
3-8-17 ONE DIGIT SHIFT LEFT: SLD(074) ..... 251
3-8-18 ONE DIGIT SHIFT RIGHT: SRD(075) ..... 253
3-8-19 SHIFT N-BITS LEFT: NASL(580) ..... 254
3-8-20 DOUBLE SHIFT N-BITS LEFT: NSLL(582) ..... 256
3-8-21 SHIFT N-BITS RIGHT: NASR(581) ..... 259
3-8-22 DOUBLE SHIFT N-BITS RIGHT: NSRL(583) ..... 261
3-9 Increment/Decrement Instructions ..... 265
3-9-1 INCREMENT BINARY: ++(590) ..... 265
3-9-2 DOUBLE INCREMENT BINARY: ++L(591) ..... 267
3-9-3 DECREMENT BINARY: - -(592) ..... 269
3-9-4 DOUBLE DECREMENT BINARY: - -L(593) ..... 271
3-9-5 INCREMENT BCD: ++B(594) ..... 273
3-9-6 DOUBLE INCREMENT BCD: ++BL(595) ..... 275
3-9-7 DECREMENT BCD: - -B(596) ..... 277
3-9-8 DOUBLE DECREMENT BCD: - -BL(597). ..... 279
3-10 Symbol Math Instructions ..... 281
3-10-1 SIGNED BINARY ADD WITHOUT CARRY: +(400) ..... 282
3-10-2 DOUBLE SIGNED BINARY ADD WITHOUT CARRY: +L(401) ..... 283
3-10-3 SIGNED BINARY ADD WITH CARRY: +C(402). ..... 285
3-10-4 DOUBLE SIGNED BINARY ADD WITH CARRY: +CL(403) ..... 287
3-10-5 BCD ADD WITHOUT CARRY: +B(404) ..... 289
3-10-6 DOUBLE BCD ADD WITHOUT CARRY: +BL(405) ..... 290
3-10-7 BCD ADD WITH CARRY: +BC(406) ..... 292
3-10-8 DOUBLE BCD ADD WITH CARRY: +BCL(407). ..... 293
3-10-9 SIGNED BINARY SUBTRACT WITHOUT CARRY: -(410) ..... 295
3-10-10 DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY: -L(411) ..... 296
3-10-11 SIGNED BINARY SUBTRACT WITH CARRY: -C(412) ..... 300
3-10-12 DOUBLE SIGNED BINARY SUBTRACT WITH CARRY: -CL(413) ..... 302
3-10-13 BCD SUBTRACT WITHOUT CARRY: -B(414) ..... 304
3-10-14 DOUBLE BCD SUBTRACT WITHOUT CARRY: -BL(415) ..... 306
3-10-15 BCD SUBTRACT WITH CARRY: -BC(416). ..... 309
3-10-16 DOUBLE BCD SUBTRACT WITH CARRY: -BCL(417) ..... 310
3-10-17 SIGNED BINARY MULTIPLY: *(420) ..... 312
3-10-18 DOUBLE SIGNED BINARY MULTIPLY: *L(421) ..... 314
3-10-19 UNSIGNED BINARY MULTIPLY: *U(422) ..... 315
3-10-20 DOUBLE UNSIGNED BINARY MULTIPLY: *UL(423). ..... 317
3-10-21 BCD MULTIPLY: *B(424). ..... 318
3-10-22 DOUBLE BCD MULTIPLY: *BL(425) ..... 320
3-10-23 SIGNED BINARY DIVIDE: /(430) ..... 321
3-10-24 DOUBLE SIGNED BINARY DIVIDE: /L(431) ..... 323
3-10-25 UNSIGNED BINARY DIVIDE: /U(432) ..... 324
3-10-26 DOUBLE UNSIGNED BINARY DIVIDE: /UL(433) ..... 326
3-10-27 BCD DIVIDE: /B(434) ..... 328
3-10-28 DOUBLE BCD DIVIDE: /BL(435) ..... 329
3-11 Conversion Instructions ..... 331
3-11-1 BCD-TO-BINARY: $\operatorname{BIN}(023)$ ..... 331
3-11-2 DOUBLE BCD-TO-DOUBLE BINARY: BINL(058) ..... 333
3-11-3 BINARY-TO-BCD: BCD(024) ..... 334
3-11-4 DOUBLE BINARY-TO-DOUBLE BCD: BCDL(059) ..... 336
3-11-5 2'S COMPLEMENT: NEG(160) ..... 338
3-11-6 DOUBLE 2'S COMPLEMENT: NEGL(161) ..... 339
3-11-7 ASCII CONVERT: ASC(086) ..... 341
3-11-8 ASCII TO HEX: HEX(162) ..... 345
3-11-9 16-BIT TO 32-BIT SIGNED BINARY: SIGN(600) ..... 349
3-12 Logic Instructions ..... 351
3-12-1 LOGICAL AND: ANDW(034) ..... 351
3-12-2 DOUBLE LOGICAL AND: ANDL(610) ..... 353
3-12-3 LOGICAL OR: ORW(035) ..... 354
3-12-4 DOUBLE LOGICAL OR: ORWL(611) ..... 356
3-12-5 EXCLUSIVE OR: XORW(036). ..... 358
3-12-6 DOUBLE EXCLUSIVE OR: XORL(612) ..... 360
3-12-7 EXCLUSIVE NOR: XNRW(037) ..... 362
3-12-8 DOUBLE EXCLUSIVE NOR: XNRL(613) ..... 363
3-12-9 COMPLEMENT: COM(029) ..... 365
3-12-10 DOUBLE COMPLEMENT: COML(614) ..... 366
3-13 Special Math Instructions ..... 368
3-13-1 ARITHMETIC PROCESS: APR(069) ..... 368
3-13-2 BIT COUNTER: BCNT(067) ..... 375
3-13-3 VIRTUAL AXIS: AXIS(981) ..... 376
3-14 Floating-point Math Instructions ..... 380
3-14-1 FLOATING TO 16-BIT: FIX(450) ..... 386
3-14-2 FLOATING TO 32-BIT: FIXL(451) ..... 388
3-14-3 16-BIT TO FLOATING: FLT(452) ..... 389
3-14-4 32-BIT TO FLOATING: FLTL(453) ..... 390
3-14-5 FLOATING-POINT ADD: +F(454) ..... 392
3-14-6 FLOATING-POINT SUBTRACT: -F(455) ..... 394
3-14-7 FLOATING-POINT MULTIPLY: *F(456). ..... 396
3-14-8 FLOATING-POINT DIVIDE: /F(457) ..... 397
3-14-9 DEGREES TO RADIANS: RAD(458) ..... 400
3-14-10 RADIANS TO DEGREES: DEG(459) ..... 401
3-14-11 SINE: SIN(460) ..... 403
3-14-12 COSINE: COS(461) ..... 404
3-14-13 TANGENT: TAN(462) ..... 406
3-14-14 ARC SINE: ASIN(463) ..... 408
3-14-15 ARC COSINE: ACOS(464) ..... 410
3-14-16 ARC TANGENT: ATAN(465) ..... 412
3-14-17 SQUARE ROOT: SQRT(466) ..... 413
3-14-18 EXPONENT: EXP(467) ..... 415
3-14-19 LOGARITHM: LOG(468) ..... 417
3-14-20 EXPONENTIAL POWER: PWR(840) ..... 419
3-14-21 Single-precision Floating-point Comparison Instructions ..... 421
3-15 Double-precision Floating-point Instructions ..... 425
3-15-1 DOUBLE FLOATING TO 16-BIT: FIXD (841) ..... 430
3-15-2 DOUBLE FLOATING TO 32-BIT: FIXLD(842) ..... 432
3-15-3 16-BIT TO DOUBLE FLOATING: DBL(843) ..... 433
3-15-4 32-BIT TO DOUBLE FLOATING: DBLL(844) ..... 434
3-15-5 DOUBLE FLOATING-POINT ADD: +D(845) ..... 436
3-15-6 DOUBLE FLOATING-POINT SUBTRACT: -D(846) ..... 437
3-15-7 DOUBLE FLOATING-POINT MULTIPLY: *D(847) ..... 439
3-15-8 DOUBLE FLOATING-POINT DIVIDE: /D(848) ..... 441
3-15-9 DOUBLE DEGREES TO RADIANS: RADD(849) ..... 443
3-15-10 DOUBLE RADIANS TO DEGREES: DEGD(850) ..... 444
3-15-11 DOUBLE SINE: $\operatorname{SIND}(851)$ ..... 446
3-15-12 DOUBLE COSINE: $\operatorname{COSD}(852)$ ..... 447
3-15-13 DOUBLE TANGENT: TAND (853) ..... 449
3-15-14 DOUBLE ARC SINE: ASIND(854) ..... 450
3-15-15 DOUBLE ARC COSINE: ACOSD(855) ..... 452
3-15-16 DOUBLE ARC TANGENT: ATAND(856) ..... 454
3-15-17 DOUBLE SQUARE ROOT: SQRTD(857) ..... 456
3-15-18 DOUBLE EXPONENT: EXPD(858) ..... 457
3-15-19 DOUBLE LOGARITHM: LOGD(859) ..... 459
3-15-20 DOUBLE EXPONENTIAL POWER: PWRD(860) ..... 461
3-15-21 Double-precision Floating-point Input Instructions ..... 462
3-16 Table Data Processing Instructions ..... 467
3-16-1 FIND MAXIMUM: MAX(182) ..... 467
3-16-2 FIND MINIMUM: MIN(183) ..... 471
3-17 Data Control Instructions ..... 475
3-17-1 SCALING: SCL(194) ..... 475
3-17-2 SCALING 2: SCL2(486) ..... 479
3-17-3 SCALING 3: SCL3(487) ..... 483
3-17-4 AVERAGE: AVG(195) ..... 486
3-18 Subroutines ..... 491
3-18-1 SUBROUTINE CALL: SBS(091) ..... 491
3-18-2 MACRO: MCRO(099) ..... 496
3-18-3 SUBROUTINE ENTRY: $\operatorname{SBN}(092)$ ..... 500
3-18-4 SUBROUTINE RETURN: RET(093) ..... 503
3-18-5 JUMP SUBROUTINE: JSB(982) ..... 503
3-19 Interrupt Control Instructions ..... 508
3-19-1 SET INTERRUPT MASK: MSKS(690) ..... 508
3-19-2 READ INTERRUPT MASK: MSKR(692) ..... 510
3-19-3 CLEAR INTERRUPT: CLI(691) ..... 512
3-19-4 DISABLE INTERRUPTS: DI(693) ..... 513
3-19-5 ENABLE INTERRUPTS: EI(694) ..... 514
3-19-6 INTERVAL TIMER: STIM(980) ..... 516
3-20 High-speed Counter/Pulse Output Instructions ..... 521
3-20-1 MODE CONTROL: INI(880) ..... 521
3-20-2 HIGH-SPEED COUNTER PV READ: PRV(881) ..... 527
3-20-3 REGISTER COMPARISON TABLE: CTBL(882) ..... 530
3-20-4 SPEED OUTPUT: $\operatorname{SPED}(885)$ ..... 537
3-20-5 SET PULSES: PULS(886) ..... 543
3-20-6 PULSE OUTPUT: PLS2(887) ..... 550
3-20-7 ACCELERATION CONTROL: ACC(888) ..... 555
3-21 Step Instructions ..... 562
3-21-1 STEP DEFINE and STEP START: STEP(008)/SNXT(009) ..... 563
3-22 I/O Refresh Instruction ..... 580
3-22-1 I/O REFRESH: IORF(097) ..... 580
3-23 Serial Communications Instructions ..... 582
3-23-1 Serial Communications ..... 582
3-23-2 TRANSMIT: TXD(236) ..... 582
3-23-3 RECEIVE: RXD(235) ..... 587
3-23-4 CHANGE SERIAL PORT SETUP: STUP(237) ..... 592
3-24 Debugging Instructions ..... 596
3-24-1 Trace Memory Sampling: TRSM(045) ..... 596
3-25 Failure Diagnosis Instructions ..... 600
3-25-1 FAILURE ALARM: FAL(006) ..... 600
3-25-2 SEVERE FAILURE ALARM: FALS(007) ..... 603
3-26 Other Instructions ..... 606
3-26-1 SET CARRY: STC(040) ..... 606
3-26-2 CLEAR CARRY: CLC(041) ..... 606
3-27 Block Programming Instructions ..... 608
3-27-1 Introduction. ..... 608
3-27-2 BLOCK PROGRAM BEGIN/END: BPRG(096)/BEND(801) ..... 611
3-27-3 Branching: IF (NOT)(802), ELSE(803), and IEND(804) ..... 613
3-28 Function Block Instructions ..... 618
3-28-1 GET VARIABLE ID: GETID(286) ..... 618

## 3-1 Notation and Layout of Instruction Descriptions

Instructions are described in groups by function. Refer to 2-3 Alphabetical List of Instructions by Mnemonic for a list of instructions by mnemonic that lists the page number in this section for each instruction.
The description of each instruction is organized as described in the following table.


| Item | Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operands | Where necessary, the meaning of words and bits used in specific operands, such as control words, is given. <br> C |  |  |  |
| Operand Specifications | The memory areas addresses that can be used each operand are listed in a table like the following one. The letters used in the column headings on the left are the same as those used in the ladder symbol. "---" is used to indicate when an area cannot be specific for an operand. |  |  |  |
|  | Area | S | C | D |
|  | CIO Area | CIO 0000 to ClO |  |  |
|  | Work Area | W000 to W255 |  |  |
|  | Auxiliary Bit Area | $\begin{aligned} & \text { A000 to A447 } \\ & \text { A448 to A899 } \end{aligned}$ |  | A448 to A899 |
|  | Timer Area | T0000 to T0255 |  |  |
|  | Counter Area | C0000 to C025 |  |  |
|  | DM Area | D00000 to D32 |  |  |
| Description | The function of the instruction and the operands used in the instruction are described. |  |  |  |
| Flags | The flags table indicates the status of the condition flags immediately after execution of the instruction. Any flags that are not listed are not affected by the instruction. "OFF" indicates that a flag is turned OFF immediately after execution of the instruction regardless of the results of executing the instruction. |  |  |  |
|  | Name | Label |  | ation |
|  | Error Flag | ER | ON if contro OFF in all o | within ranges. |
|  | Equals Flag | $=$ | OFF |  |
|  | Negative Flag | N | OFF |  |
| Precautions | Special precautions required in using the instruction are provided. Be sure to read and follow these precautions. |  |  |  |
| Example | An example of using the instruction with specific operands is provided to further explain the function of the instruction. |  |  |  |

## Constants

Constants input for operands are given as listed below.

## Operand Descriptions and Operand Specifications

- Operands Specifying Bit Strings (Normally Input as Hexadecimal):

Only the hexadecimal form is given for operands specifying bit strings, e.g., only "\#0000 to \#FFFF" is specified as the S operand for the MOV(021) instruction. On the CX-Programmer, however, bit strings can be input in decimal form by using the \& prefix.

- Operands Specifying Numeric Values (Normally Input as Decimal, Including Jump Numbers):
Both the decimal and hexadecimal forms are given for operands specifying numeric values, e.g., "\#0000 to \#FFFF" and "\&0 to \&65535" are given for the N operand for the $\operatorname{XFER}(070)$ instruction.
- Operands Indicating Control Numbers (Except for Jump Numbers):

The decimal form is given for control numbers, e.g., " 0 to 255 " is given for the $N$ operand for the SBS(091) instruction.

## Examples

In the examples, constants are given using the CX-Programmer notation, e.g., operands specifying numeric values are given in decimal with an \& prefix, as shown in the following example.


The input methods for constants from the CX-Programmer are given in the following table.

| Operand | CX-Programmer |
| :--- | :--- |
| Operands specifying bit strings (normally input as <br> hexadecimal) | Input as decimal with an \& prefix <br> or input as hexadecimal with an \# <br> prefix. (See note.) |
| Operands specifying numeric values (normally <br> input as decimal) | Input as decimal with an \# prefix. <br> (See note.) |
| Operands specifying control numbers (except for <br> jump numbers) |  |

Note When operands are input on the CX-Programmer, the input ranges will be displayed along with the appropriate prefixes.

## Condition Flags

With the CX-Programmer, the condition flags are registered in advance as global symbols with "P_" in front of the symbol name.

| Flag | Label used in this manual | CX-Programmer label |
| :--- | :--- | :--- |
| Error Flag | ER | P_ER |
| Access Error <br> Flag | AER | P_AER |
| Carry Flag | CY | P_CY |
| Greater Than <br> Flag | $>$ | P_GT |
| Equals Flag | $=$ | P_EQ |
| Less Than Flag | $<$ | P_LT |
| Negative Flag | N | P_N |
| Overflow Flag | OF | P_OF |
| Underflow Flag | UF | P_UF |
| Greater Than or <br> Equals Flag | $>=$ | P_GE |
| Not Equal Flag | $<>$ | P_NE |
| Less Than or <br> Equals Flag | $<=$ | P_LE |
| Always ON Flag | ON | P_On |
| Always OFF <br> Flag | OFF | P_Off |

## 3-2 Sequence Input Instructions

This section describes the sequence input instructions.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| LOAD | LD | --- | 95 |
| LOAD NOT | LD NOT | --- | 97 |
| AND | AND | --- | 99 |
| AND NOT | AND NOT | --- | 101 |
| OR | OR | --- | 102 |
| OR NOT | OR NOT | --- | 104 |
| AND LOAD | AND LD | --- | 105 |
| OR LOAD | OR LD | --- | 107 |
| NOT | NOT | 520 | 111 |
| UP | UP | 521 | 112 |
| DOWN | DOWN | 522 | 112 |
| LOAD BIT TEST | LD TST | 350 | 113 |
| LOAD BIT TEST NOT | LD TSTN | 351 | 113 |
| AND BIT TEST | AND TST | 350 | 113 |
| AND BIT TEST NOT | AND TSTN | 351 | 113 |
| OR BIT TEST | OR TST | 350 | 113 |
| OR BIT TEST NOT | OR TSTN | 351 | 113 |

## 3-2-1 LOAD: LD

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | LD operand bit |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |


| Area | LD operand bit |
| :--- | :--- |
| Task Flag | TK0000 |
| Condition Flags | ER, CY, N, OF, UF, $>,=,<,>=,<>,<=$, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1$ min |
| TR Area | TR0 to TR15 |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |

Note TR bits are used only when inputting programs in mnemonic form. It is not necessary to input them when programming in ladder diagram form.

## Description

Flags
Precautions

LD is used for the first normally open bit from the bus bar or for the first normally open bit of a logic block. The specified bit in I/O memory is read. LD is used in the following circumstances as an instruction for indicating a logical start.

- When directly connecting to the bus bar.
- When logic blocks are connected by AND LD or OR LD, i.e., at the beginning of a logic block.
The AND LOAD and OR LOAD instructions are used to connect in series or in parallel logic blocks beginning with LD or LD NOT.
At least one LOAD or LOAD NOT instruction is required for the execution condition when output-related instructions cannot be connected directly to the bus bar. If there is no LOAD or LOAD NOT instruction, a programming error will occur with the program check by the CX-Programmer.
When logic blocks are connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus1. If they do not match, a programming error will occur. For details, refer to 3-2-7 AND LOAD: AND LD and 3-28 OR LOAD: OR LD.

There are no flags affected by this instruction.
Differentiate up (@) or differentiate down (\%) can be specified for LD. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (\%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.

## Example



## 3-2-2 LOAD NOT: LD NOT

Purpose

Ladder Symbol


## Variations

| Variations | Restarts Logic and Creates ON Each Cycle Operand <br> Bit is OFF | LD NOT |
| :--- | :--- | :--- |
|  | Restarts Logic and Creates ON Once for Upward <br> Differentiation | @LD NOT |
|  | Restarts Logic and Creates ON Once for Downward <br> Differentiation | \%LD NOT |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | LD NOT bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flag | TK0000 |


| Area | LD NOT bit operand |
| :--- | :--- |
| Condition Flags | ER, CY, N, OF, UF, >, =, $<,>=,<>,<=$, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1$ min |
| TR Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |

Flags

## Description

TR bits are used only when inputting programs in mnemonic form. It is not necessary to input them when programming in ladder diagram form.

LD NOT is used for the first normally closed bit from the bus bar, or for the first normally closed bit of a logic block. The specified bit in I/O memory is read and reversed. LD NOT is used in the following circumstances as an instruction for indicating a logical start.

- When directly connecting to the bus bar.
- When logic blocks are connected by AND LD or OR LD. (Used at the beginning of a logic block.)
The AND LOAD and OR LOAD instructions are used to connect in series or in parallel logic blocks beginning with LD or LD NOT.
At least one LOAD or LOAD NOT instruction is required for the execution condition when output-related instructions cannot be connected directly to the bus bar. If there is no LOAD or LOAD NOT instruction, a program error will occur with the program check by the CX-Programmer.
When logic blocks are connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus1. If they do not match, a programming error will occur.

There are no flags affected by this instruction.

## Example



## 3-2-3 AND: AND

Purpose

## Ladder Symbol

## Variations

| Variations | Creates ON Each Cycle AND Result is ON | AND |
| :--- | :--- | :--- |
|  | Creates ON Once for Upward Differentiation | @ AND |
|  | Creates ON Once for Downward Differentiation | \%AND |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | AND bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6413.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flag | TK0000 |
| Condition Flags | ER, CY, N, OF, UF, >, =, <, >=, <>, <=, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1$ min |
| TR Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to,$-(--)$ IR15 |

## Description

## Flags

## Precautions

AND is used for a normally open bit connected in series. AND cannot be directly connected to the bus bar, and cannot be used th the beginning of a logic block. The specified bit in I/O memory is read.

There are no flags affected by this instruction.
Differentiate up (@) or differentiate down (\%) can be specified for AND. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (\%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.

## Example



| Instruction | Operand |
| :--- | :--- |
| OR LD | --- |
| AND LD | --- |
| OUT | 0001.00 |

## 3-2-4 AND NOT: AND NOT

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

Flags

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | AND NOT bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6413.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flag | TK0000 |
| Condition Flags | ER, CY, N, OF, UF, >, $=,<,>=,<>,<=$, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1$ min |
| TR Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |

Reverses the status of the specified operand bit and takes a logical AND with the current execution condition.


| Variations | Creates ON Each Cycle AND NOT Result is ON | AND NOT |
| :--- | :--- | :--- |
|  | Creates ON Once for Upward Differentiation | @AND NOT |
|  | Creates ON Once for Downward Differentiation | \%AND NOT |

AND NOT is used for a normally closed bit connected in series. AND NOT cannot be directly connected to the bus bar, and cannot be used at the beginning of a logic block. The specified bit in I/O memory is read.

There are no flags affected by this instruction.

## Example



## 3-2-5 OR: OR

## Purpose

## Ladder Symbol



## Variations

| Variations | Creates ON Each Cycle OR Result is ON | OR |
| :--- | :--- | :--- |
|  | Creates ON Once for Upward Differentiation | @ OR |
|  | Creates ON Once for Downward Differentiation | \%OR |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | OR bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flag | TK0000 |
| Condition Flags | ER, CY, N, OF, UF, >, =, <, >=, <>, <=, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1 \mathrm{~min}$ |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |


| Area | OR bit operand |
| :--- | :--- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> DR0 <br>  <br>  |

## Description

## Flags

## Precautions

OR is used for a normally open bit connected in parallel. A normally open bit is configured to form a logical OR with a logic block beginning with a LOAD or LOAD NOT instruction (connected to the bus bar or at the beginning of the logic block). The specified bit in I/O memory is read.

There are no flags affected by this instruction.
Differentiate up (@) or differentiate down (\%) can be specified for OR. If differentiate up (@) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from OFF to ON. If differentiate down (\%) is specified, the execution condition is turned ON for one cycle only after the status of the operand bit goes from ON to OFF.

## Example



| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| AND | 0000.01 |
| AND | 0000.02 |
| OR | 0000.03 |
| AND | 0000.04 |
| LD | 0000.05 |
| AND | 0000.06 |
| OR NOT | 0000.07 |
| AND LD | --- |
| OUT | 0001.00 |

## 3-2-6 OR NOT: OR NOT

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

Operand Specifications

## Description

## Flags

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Reverses the status of the specified bit and takes a logical OR with the current execution condition.


| Variations | Creates ON Each Cycle OR NOT Result is ON | OR NOT |
| :--- | :--- | :--- |
|  | Creates ON Once for Upward Differentiation | @ OR NOT |
|  | Creates ON Once for Downward Differentiation | \%OR NOT |


| Area | OR NOT bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A000.00 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flag | TK0000 |
| Condition Flags | ER, CY, N, OF, UF, >, =, <, >=, <>, <=, ON, OFF, AER |
| Clock Pulses | 0.02 s, $0.1 \mathrm{~s}, 0.2$ s, $1 \mathrm{~s}, 1$ min |
| TR Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) |
| ,$-(--)$ IR0 to,$-(--)$ IR15 |  |

OR NOT is used for a normally closed bit connected in parallel. A normally closed bit is configured to form a logical OR with a logic block beginning with a LOAD or LOAD NOT instruction (connected to the bus bar or at the beginning of the logic block). The specified bit in I/O memory is read.

There are no flags affected by this instruction.

## Example



| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| AND | 0000.01 |
| AND | 0000.02 |
| OR | 0000.03 |
| AND | 0000.04 |
| LD | 0000.05 |
| AND | 0000.06 |
| OR NOT | 0000.07 |
| AND LD | --- |
| OUT | 0001.00 |

## 3-2-7 AND LOAD: AND LD

Purpose

## Ladder Symbol

Takes a logical AND between logic blocks.


## Variations

| Variations | Creates ON Each Cycle AND Result is ON | AND LD |
| :--- | :--- | :--- |

## Applicable Program Areas

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

AND LD connects in series the logic block just before this instruction with another logic block.
$\left.\begin{array}{l}\text { LD } \\ \text { to } \\ \text { LD } \\ \text { to }\end{array}\right]$ Logic block A
AND LD $\quad \cdots$ Serial connection between logic block A and logic block B.

The logic block consists of all the instructions from a LOAD or LOAD NOT instruction until just before the next LOAD or LOAD NOT instruction on the same rungs.
In the following diagram, the two logic blocks are indicated by dotted lines. Studying this example shows that an ON execution condition will be produced when either of the execution conditions in the left logic block is ON (i.e., when either CIO 0000.00 or CIO 0000.01 is ON ) and either of the execution conditions in the right logic block is ON (i.e., when either CIO 0000.02 is ON or CIO 0000.03 is OFF).


## Coding

| Address | Instruction | Operand |
| :--- | :--- | :--- |
| 000000 | LD | 0000.00 |
| 000001 | OR | 0000.01 |
| 000002 | LD | 0000.02 |
| 000003 | OR NOT | 0000.03 |
| 000004 | AND LD | --- |
| 000005 | OUT | 0001.00 |

Second LD: Used for first bit of next block connected in series to previous block.

## Flags

## Precautions

There are no flags affected by this instruction.
Three or more logic blocks can be connected in series using this instruction to first connect two of the logic blocks and then to connect the next and subsequent ones in order. It is also possible to continue placing this instruction after three or more logic blocks and connect them together in series.
When a logic block is connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus 1 . If they do not match, a program error will occur.

## Example

Coding Example (1)

| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| OR NOT | 0000.01 |
| LD NOT | 0000.02 |
| OR | 0000.03 |
| AND LD | --- |
| LD | 0000.04 |
| OR | 0000.05 |
| AND LD | --- |
| . | - |
| . | - |
| OUT | 0001.00 |

Coding Example (2)

| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| OR NOT | 0000.01 |


| Instruction | Operand |
| :--- | :--- |
| LD NOT | 0000.02 |
| OR | 0000.03 |
| LD | 0000.04 |
| OR | 0000.05 |
| . | - |
| - | --- |
| AND LD | --- |
| AND LD | - |
| . | .- |
| . | 0001.00 |
| OUT |  |

The AND LOAD instruction can be used repeatedly. In programming method (2) above, however, the number of AND LOAD instructions becomes one less than the number of LOAD and LOAD NOT instructions before that.
In method (2), make sure that the total number of LOAD and LOAD NOT instructions before AND LOAD is not more than eight. To use nine or more, program using method (1). If there are nine or more with method (2), then a program error will occur during the program check by the CX-Programmer.

## 3-2-8 OR LOAD: OR LD

Purpose
Ladder Symbol

## Variations

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Description

Takes a logical OR between logic blocks.


| Variations | Creates ON Each Cycle AND Result is ON | OR LD |
| :--- | :--- | :--- |

AND LD connects in parallel the logic block just before this instruction with another logic block.


OR LD $\quad \cdots-$ Parallel connection between loaic block $A$ and loaic block $B$.
The logic block consists of all the instructions from a LOAD or LOAD NOT instruction until just before the next LOAD or LOAD NOT instruction on the same rungs.
The following diagram requires an OR LOAD instruction between the top logic block and the bottom logic block. An ON execution condition would be produced either when CIO 0000.00 is ON and CIO 0000.01 is OFF or when

CIO 0000.02 and CIO 0000.03 are both ON . The operation of and mnemonic code for the OR LOAD instruction is exactly the same as those for a AND LOAD instruction except that the current execution condition is ORed with the last unused execution condition.


Coding

| Address | Instruction | Operand |
| :--- | :--- | :--- |
| 000100 | LD | 0000.00 |
| 000101 | AND NOT | 0000.01 |
| 000102 | LD | 0000.02 |
| 000103 | AND | 0000.03 |
| 000104 | OR LD | --- |
| 000105 | OUT | 0005.01 |

Second LD: Used for first bit of next block connected in parallel to previous block.

Flags
Precautions

There are no flags affected by this instruction.
Three or more logic blocks can be connected in parallel using this instruction to first connect two of the logic blocks and then to connect the next and subsequent ones in order. It is also possible to continue placing this instruction after three or more logic blocks and connect them together in parallel.
When a logic block is connected by AND LOAD or OR LOAD instructions, the total number of AND LOAD/OR LOAD instructions must match the total number of LOAD/LOAD NOT instructions minus 1. If they do not match, a programming error will occur.

## Example



Coding Example (1)

| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| AND NOT | 0000.01 |
| LD NOT | 0000.02 |
| AND NOT | 0000.03 |
| OR LD | --- |
| LD | 0000.04 |
| AND | 0000.05 |
| OR LD | --- |


| Instruction | Operand |
| :--- | :--- |
| . | $\cdot$ |
| OUT | 0005.01 |

Coding Example (2)

| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| AND NOT | 0000.01 |
| LD NOT | 0000.02 |
| AND NOT | 0000.03 |
| LD | 0000.04 |
| AND | 0000.05 |
| . | . |
| . | --- |
| OR LD | --- |
| OR LD | . |
| . | .- |
| . | 0005.01 |
| OUT |  |

The OR LOAD instruction can be used repeatedly. In programming method (2) above, however, the number of OR LOAD instructions becomes one less than the number of LOAD and LOAD NOT instructions before that.
In method (2), make sure that the total number of LOAD and LOAD NOT instructions before OR LOAD is not more than eight. To use nine or more, program using method (1). If there are nine or more with method (2), then a program error will occur during the program check by the Peripheral Device.

## 3-2-9 Differentiated Instructions

The LOAD, AND, and OR instructions have differentiated variations in addition to their ordinary forms. The I/O timing for data handled by instructions differs for ordinary and differentiated instructions.
Ordinary and differentiated instructions are executed using data input by previous I/O refresh processing, and the results are output with the next I/O processing. Here "I/O refreshing" means the data exchanged between the internal memory and the built-in I/O.

| Instruction variation | Mnemonic | Function | I/O refresh |
| :--- | :--- | :--- | :--- |
| Ordinary | LD, AND, OR, LD <br> NOT, AND NOT, <br> OR NOT | The ON/OFF status of the specified bit is taken by the Mod- <br> ule with cyclic refreshing, and it is reflected in the next <br> instruction execution. | Cyclic refresh- <br> ing |
|  | OUT, OUT NOT | After the instruction is executed, the ON/OFF status of the <br> specified bit is output with the next cyclic refreshing. |  |
| Differentiated up | @LD, @AND, <br> @OR | The instruction is executed once when the specified bit turns <br> from OFF to ON and the ON state is held for one cycle. |  |
| Differentiated down | \%LD, \%AND, <br> \%OR | The instruction is executed once when the specified bit turns <br> from ON to OFF and the ON state is held for one cycle. |  |

## 3-2-10 Operation Timing for I/O Instructions

The following chart shows the differences in the timing of instruction operations for a program configured from LD and OUT.


## 3-2-11 TR Bits

TR bits are used to temporarily retain the ON/OFF status of execution conditions in a program when programming in mnemonic code. They are not used when programming directly in ladder program form because the processing is automatically executed by the CX-Programmer. The following diagram shows a simple application using two TR bits.


| Address | Instruction | Operands |
| ---: | :--- | :--- |
| 000000 | LD | 0000.00 |
| 000001 | OUT | TR0 |
| 000002 | AND | 0000.01 |
| 000003 | OUT | TR1 |
| 000004 | AND | 0000.02 |
| 000005 | OUT | 0001.00 |
| 000006 | LD | TR1 |
| 000007 | AND | 0000.03 |
| 000008 | OUT | 0001.01 |
| 000009 | LD | TR0 |
| 000010 | AND | 0000.04 |
| 000011 | OUT | 0001.02 |
| 000012 | LD | TR0 |
| 000013 | AND NOT | 0000.05 |
| 000014 | OUT | 0001.03 |

## Using TR0 to TR15

TR0 to TR15 are used only with LOAD and OUTPUT instructions. There are no restrictions on the order in which the bit addresses are used.
Sometimes it is possible to simplify a program by rewriting it so that TR bits are not required. The following diagram shows one case in which a TR bit is unnecessary and one in which a TR bit is required.

TR0 to TR15 Considerations

TR0 to TR15 output Duplication


In instruction block (1), the ON/OFF status at point A is the same as for output CIO 0001.00, so AND 0000.01 and OUT 0001.01 can be coded without requiring a TR bit. In instruction block (2), the status of the branching point and that of output CIO 0001.02 are not necessarily the same, so a TR bit must be used. In this case, the number of steps in the program could be reduced by using instruction block (1) in place of instruction block (2).

TR bits are used only for retaining (OUT TR0 to TR15) and restoring (LD TR0 to TR15) the ON/OFF status of branching points in programs with many output branches. They are thus different from general bits, and cannot be used with AND or OR instructions, or with instructions that include NOT.

A TR bit address cannot be repeated within the same block in a program with many output branches, as shown in the following diagram. It can, however, be used again in a different block.


## 3-2-12 NOT: NOT(520)

Purpose
Ladder Symbol

## Variations

Reverses the execution condition.


| Variations | Reverses the Execution Condition Each Cycle | NOT(520) |
| :--- | :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Description

## Flags

Precautions

## Example

NOT(520) is placed between an execution condition and another instruction to invert the execution condition.

There are no flags affected by $\operatorname{NOT}(520)$
NOT(520) is an intermediate instruction, i.e., it cannot be used as a right-hand instruction. Be sure to program a right-hand instruction after NOT(520).

NOT(520) reverses the execution condition in the following example.


The following table shows the operation of this program section.

| Input bit status |  |  | Output bit status |
| :--- | :--- | :--- | :--- |
| CIO 000001 | CIO 000002 | CIO 000100 |  |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 |

## 3-2-13 CONDITION ON/OFF: UP(521) and DOWN(522)

## Purpose

## Ladder Symbols



## Variations

| Variations | Creates ON Once for Upward Differentiation | UP(521) |
| :--- | :--- | :--- |
| Variations Creates ON Once for Downward Differentiation UP(522) |  |  |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

There are no flags affected by UP(521) and DOWN(522).

## Precautions

UP(521) and DOWN(522) are intermediate instructions, i.e., they cannot be used as right-hand instructions. Be sure to program a right-hand instruction after UP(521) or DOWN(522).
The operation of UP(521) and DOWN(522) depends on the execution condition for the instruction as well as the execution condition for the program section when it is programmed in an interlocked program section, a jumped program section, or a subroutine. Refer to 3-4-3 INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003), 3-4-4 JUMP and JUMP END: JMP(004) and JME(005), and 3-19 Interrupt Control Instructions for details.

## Examples

When ClO 0000.00 goes from OFF to ON in the following example, CIO 0001.00 is turned ON for just one cycle.


## 3-2-14 BIT TEST: TST(350) and TSTN(351)

LD TST(350), AND TST(350), and OR TST(350) are used in the program like LD, AND, and OR; the execution condition is ON when the specified bit in the specified word is ON, and OFF when the bit is OFF.
LD TSTN(351), AND TSTN(351), and OR TSTN(351) are used in the program like LD NOT, AND NOT, and OR NOT; the execution condition is OFF when the specified bit in the specified word is ON , and ON when the bit is OFF.

## Ladder Symbols



## Variations

| Variations | Executed Each Cycle | TST(350) |
| :--- | :--- | :--- |
| Variations Executed Each Cycle TSTN(351) |  |  |

## Applicable Program Areas

## Operands

Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## N : Bit number

The bit number must be between 0000 and 000F hexadecimal or between \&0000 and \&0015 decimal. Only the rightmost bit ( 0 to F hexadecimal) of the contents of the word is valid when a word address is specified.

| Area | S | N |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- | \#0000 to \#000F (binary) or \& 0 to $\& 15$ |
| Data Registers | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047 , IRO to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |  |

LD TST(350), AND TST(350), and OR TST(350) can be used in the program like LD, AND, and OR; the execution condition is ON when the specified bit in the specified word is ON and OFF when the bit is OFF. Unlike LD, AND, and OR, bits in the DM area can be used as operands in TST(350).
LD TSTN(351), AND TSTN(351), and OR TSTN(351) can be used in the program like LD NOT, AND NOT, and OR NOT; the execution condition is OFF
when the specified bit in the specified word is ON and ON when the bit is OFF. Unlike LD NOT, AND NOT, and OR NOT, bits in the DM area can be used as operands in TSTN(351).

## Flags

| Name | Label |  | Operation |
| :--- | :--- | :--- | :--- |
| Error Flag | ER | Unchanged |  |
| Equals Flag | $=$ | Unchanged |  |
| Negative Flag | N | Unchanged |  |

## Precautions

## Examples

TST(350) and TSTN(351) are intermediate instructions, i.e., they cannot be used as right-hand instructions. Be sure to program a right-hand instruction after TST(350) or TSTN(351).

LD TST(350) and LD TSTN(351)
In the following example, CIO 0001.00 is turned ON when bit 3 of D00010 is ON.


In the following example, CIO 0001.00 is turned ON when bit 3 of D00010 is OFF.


## AND TST(350) and AND TSTN(351)

In the following example, CIO 0001.00 is turned ON when CIO 0000.00 and bit 3 of D00010 are both ON.


In the following example, CIO 0001.00 is turned ON when CIO 0000.00 is ON and bit 5 of D00010 is OFF.


OR TST(350) and OR TSTN(351)
In the following example, CIO 0001.00 is turned ON when CIO 0000.00 or bit 3 of D00010 is ON.


In the following example, CIO 0001.00 is turned ON when CIO 0000.00 is ON or bit 3 of D00010 is OFF.


## 3-3 Sequence Output Instructions

This section describes the sequence output instructions.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| OUTPUT | OUT | --- | 117 |
| OUTPUT NOT | OUT NOT | --- | 118 |
| KEEP | KEEP | 011 | 119 |
| DIFFERENTIATE UP | DIFU | 013 | 122 |
| DIFFERENTIATE DOWN | DIFD | 014 | 122 |
| SET | SET | --- | 125 |
| RESET | RSET | --- | 125 |
| MULTIPLE BIT SET | SETA | 530 | 126 |
| MULTIPLE BIT RESET | RSTA | 531 | 126 |
| SINGLE BIT SET | SETB | 532 | 129 |
| SINGLE BIT RESET | RSTB | 533 | 129 |
| SINGLE BIT OUTPUT | OUTB | 534 | 132 |

## 3-3-1 OUTPUT: OUT

Purpose

Ladder Symbol

## Variations

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operand Specifications

| Area | OUT bit operand |
| :--- | :--- |
| CIO Area | ClO 0000.00 to ClO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A448.00 to A959.15 |
| Timer Area | --- |
| Counter Area | --- |
| TR Area | TR0 to TR15 |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |


| Area | OUT bit operand |
| :--- | :--- |
| Index Registers | --- |
| Indirect addressing | , IR0 to ,IR15 |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047, IR15 |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |
|  | , IR0+(++) to ,IR15+(++) |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |

## Description

## Flags

## Example



## 3-3-2 OUTPUT NOT: OUT NOT

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operand Specifications

| Area | OUT bit operand |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A448.00 to A959.15 |
| Timer Area | --- |
| Counter Area | --- |
| TR Area | TR0 to TR15 |
| DM Area | --- |
| Indirect DM addresses in <br> binary | --- |
| Indirect DM addresses in <br> BCD | --- |


| Area | OUT bit operand |
| :--- | :--- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using | , IR0 to ,IR15 |
| Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047, IR15 |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |
|  | , IR0+(++) to ,IR15+(++) |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |

Description

Flags
Example


| Instruction | Operand |
| :--- | :--- |
| LD | 0000.00 |
| OUT | 0001.00 |
| OUT NOT | 0001.01 |

## 3-3-3 KEEP: KEEP(011)

Purpose
Ladder Symbol
Operates as a latching relay.


## Variations

| Variations | Executed Each Cycle for ON Condition | KEEP(011) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operand Specifications

| Area | B |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W 255.15 |
| Auxiliary Bit Area | A448.00 to A959.15 |
| Timer Area | --- |


| Area | B |
| :--- | :--- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br>  |

## Flags

## Precautions

## Description

There are no flags affected by this instruction.
Do not use the input from an external device that has a normally closed contact for the Reset input of $\operatorname{KEEP}(011)$. If the AC power supply is interrupted or a momentary power interruption occurs, there will be a delay in shutting down the FQM1's internal DC power supply, which can cause the operand bit of $\operatorname{KEEP}(011)$ to be reset.


When S turns ON, the designated bit will go ON and stay ON until reset, regardless of whether $S$ stays ON or goes OFF. When R turns ON, the designated bit will go OFF. The relationship between execution conditions and $\operatorname{KEEP}(011)$ bit status is shown below.


If $S$ and $R$ are $O N$ simultaneously, the reset input takes precedence.


The set input ( S ) cannot be received while R is ON .


KEEP(011) operates like the self-maintaining bit, but a self-maintaining bit programmed with $\operatorname{KEEP}(011)$ requires one less instruction.


Self-maintaining bits programmed with $\operatorname{KEEP}(011)$ will maintain status even in an interlock program section, unlike the self-maintaining bit programmed without KEEP(011).


Output bit C will maintain its previous status in an interlock.


Output bit C will be turned OFF in an interlock.

KEEP(011) can be used to create flip-flops as shown below.

## Example

When CIO 0000.00 goes ON in the following example, CIO 0005.00 is turned ON. CIO 0005.00 remains ON until CIO 0000.01 goes ON.
When CIO 0000.02 goes ON and CIO 0000.03 goes OFF in the following example, CIO 0001.00 is turned ON. CIO 0001.00 remains ON until CIO 0000.04 or CIO 0000.05 goes ON.


Coding

| Address | Instruction | Operand |
| :--- | :--- | :--- |
| 000100 | LD | 0000.00 |
| 000101 | LD | 0000.01 |
| 000102 | KEEP (011) | 0005.00 |
| 000103 | LD | 0000.02 |
| 000104 | AND NOT | 0000.03 |
| 000105 | LD | 0000.04 |
| 000106 | OR | 0000.05 |
| 000107 | KEEP $(011)$ | 0001.00 |

Note KEEP(011) is input in different orders on in ladder and mnemonic form. In ladder form, input the set input, $\operatorname{KEEP}(011)$, and then the reset input. In mnemonic form, input the set input, the reset input, and then $\operatorname{KEEP}(011)$.

## 3-3-4 DIFFERENTIATE UP/DOWN: DIFU(013) and DIFD(014)

DIFU(013) turns the designated bit ON for one cycle when the execution condition goes from OFF to ON (rising edge).

## Ladder Symbols



## Variations

| Variations | Executed Each Cycle for ON Condition | Not supported |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | DIFU(013) |
|  | Executed Once for Downward Differentiation | Not supported |


| Variations | Executed Each Cycle for ON Condition | Not supported |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | DIFD(014) |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operand Specifications

| Area | B |
| :---: | :---: |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A448.00 to A959.15 |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses in binary | --- |
| Indirect DM addresses in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |

## Description

When the execution condition goes from OFF to ON, DIFU(013) turns B ON. When DIFU(013) is reached in the next cycle, B is turned OFF.

Status of B


When the execution condition goes from ON to OFF, DIFD(014) turns B ON. When DIFD(014) is reached in the next cycle, B is turned OFF.


Flags

## Precautions

No flags are affected by DIFU(013) and DIFD(014).
The operation of DIFU(013) or DIFD(014) depends on the execution condition for the instruction itself as well as the execution condition for the program section when it is programmed in an interlocked program section, a jumped program section, or a subroutine. Refer to 3-4-3 INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003), 3-4-4 JUMP and JUMP END: JMP(004) and JME(005), and 3-19 Interrupt Control Instructions for details.

## Examples

Operation of DIFU(013)

When CIO 0000.00 goes from OFF to ON in the following example, CIO 0010.00 is turned ON for one cycle.


Operation of DIFD(014)
When CIO 0000.00 goes from ON to OFF in the following example, CIO 0010.00 is turned ON for one cycle.


## 3-3-5 SET and RESET: SET and RSET

## Purpose

Ladder Symbols

B: Bit


B: Bit

## Variations

## Applicable Program Areas <br> Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | B |
| :--- | :--- |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A448.00 to A959.15 |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | ---- |
| Constants | --- |
| Data Resisters | ,IR0 to ,IR15 |
| Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> Indirect addressing <br> using Index Registers |

## Description

SET turns the operand bit ON when the execution condition is ON.
RSET turns the operand bit OFF when the execution condition is ON.


| Variations | Executed Each Cycle for ON Condition | SET |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SET |
|  | Executed Once for Downward Differentiation | $\%$ SET |


| Variations | Executed Each Cycle for ON Condition | RSET |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ RSET |
|  | Executed Once for Downward Differentiation | $\%$ RSET |

SET turns the operand bit ON when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. Use RSET to turn OFF a bit that has been turned ON with SET.


RSET turns the operand bit OFF when the execution condition is ON, and does not affect the status of the operand bit when the execution condition is OFF. Use SET to turn ON a bit that has been turned OFF with RSET.


The set and reset inputs for a KEEP(011) instruction must be programmed with the instruction, but the SET and RSET instructions can be programmed completely independently. Furthermore, the same bit may be used as the operand in any number of SET or RSET instructions.

Flags
Precautions

## Example

No flags are affected by SET and RSET.
SET and RSET cannot be used to set and reset timers and counters.
When SET or RSET is programmed between IL(002) and ILC(003) or $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$, the status of the specified bit will not be changed if the execution condition for IL(002) or $\mathrm{JMP}(004)$ is OFF.

## Differences between OUT/OUT NOT and SET/RSET

The operation of SET differs from that of OUT because the OUT instruction turns the operand bit OFF when its execution condition is OFF. Likewise, RSET differs from OUT NOT because OUT NOT turns the operand bit ON when its execution condition is OFF.


CIO 0100.00 is turned ON/OFF when ClO 0000.00 goes ON/OFF.


CIO 0100.00 is turned ON when
CIO 0000.01 goes ON; it remains
ON until CIO 0000.02 goes ON.

## 3-3-6 MULTIPLE BIT SET/RESET: SETA(530)/RSTA(531)

## Purpose

SETA(530) turns ON the specified number of consecutive bits.
RSTA(531) turns OFF the specified number of consecutive bits.

Ladder Symbols


D: Beginning word
N1: Beginning bit
N2: Number of bits

D: Beginning word
N1: Beginning bit
N2: Number of bits

## Variations

| Variations | Executed Each Cycle for ON Condition | SETA(530) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SETA(530) |
|  | Executed Once for Downward Differentiation | Not supported |


| Variations | Executed Each Cycle for ON Condition | RSTA(531) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @RSTA(531) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## D: Beginning Word

Specifies the first word in which bits will be turned ON or OFF.

## N1: Beginning Bit

Specifies the first bit which will be turned ON or OFF. N1 must be \#0000 to \#000F (\&0 to \&15).

## N2: Number of Bits

Specifies the number of bits which will be turned ON or OFF. N2 must be \#0000 to \#FFFF (\&0 to \&65535).

Note The bits being turned ON or OFF must be in the same data area. (The range of words is roughly D to $\mathrm{D}+\mathrm{N} 2 \div 16$.)
D: 256 words max.


## Operand Specifications

| Area | D | N1 | N2 |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A448 to A959 | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |


| Area | D | N1 | N2 |
| :--- | :--- | :--- | :--- |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | \#0000 to \#000F <br> (binary) or \&0 to <br> \&15 |  |
| Data Registers | \#0000 to \#FFFF <br> (binary) or \&0 to <br> \&65535 |  |  |
| Index Registers | --- | DR0 to DR15 |  |
| Indirect addressing using <br> Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047, ~ I R 0 ~ t o ~-2048 ~ t o ~+2047, ~ I R 15 ~$ |  |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |  |
| IR0+(++) to ,IR15+(++) |  |  |  |
| ,$--(--)$ IR0 to , -(---) IR15 |  |  |  |

## Description

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if N1 is not within the specified range of 0000 to 000F. <br> OFF in all other cases. |

## Examples

## SETA(530) Example

When CIO 0000.00 is turned ON in the following example, the 20 bits (0014 hexadecimal) beginning with bit 5 of CIO 0100 are turned ON.


RSTA(531) Example
When ClO 0000.00 is turned ON in the following example, the 20 bits (0014 hexadecimal) beginning with bit 3 of CIO 0100 are turned OFF.


## 3-3-7 SINGLE BIT SET/RESET: SETB(532)/RSTB(533)

## Purpose

Ladder Symbols

SETB(532) turns ON the specified bit.
RSTB(533) turns OFF the specified bit.


D: Word address
N: Bit number


D: Word address
N: Bit number

## Variations

| Variations | Executed Each Cycle for ON Condition | SETB(532) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SETB(532) |
|  | Executed Once for Downward Differentiation | Not supported |
|  | Executed Once and Bit Refreshed Immediately <br> for Upward Differentiation (See note.) | ! @STB(532) |
|  | Executed Once and Bit Refreshed Immediately <br> for Downward Differentiation | Not supported |
| Variations | Executed Each Cycle for ON Condition | RSTB(533) |
|  | Executed Once for Upward Differentiation | @RSTB(533) |
|  | Executed Once for Downward Differentiation | Not supported |
| Combined <br> Variations | Executed Once and Bit Refreshed Immediately <br> for Upward Differentiation (See note.) | ! RSTB(533) |
|  | Executed Once and Bit Refreshed Immediately <br> for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## Operand Specifications

## Description

## D: Word Address

Specifies the word in which the bit will be turned ON or OFF.

## N: Beginning Bit

Specifies the bit which will be turned ON or OFF. N must be \#0000 to \#000F (\&0 to \& 15).

| Area | D | N |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A000 to A959 |
| Auxiliary Bit Area | A448 to A959 |  |
| Timer Area | T0000 to T255 |  |
| Counter Area | C0000 to C255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 <br> or \&0 to \&15 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using <br> Index Registers | IR0 to ,IR15 <br> (-2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |

The functions of $\operatorname{SETB}(532)$ and $\operatorname{RSTB}(533)$ are described separately below.

## Operation of SETB(532)

SETB(532) turns ON bit N of word D when the execution condition is ON . The status of the bit is not affected when the execution condition is OFF. Unlike SET, SETB(532) can turn ON a bit in the DM area.


Bits turned ON by SETB(532) can be turned OFF by any other instruction, not just RSTB(533).

## Operation of RSTB(533)

RSTB(533) turns OFF bit $N$ of word $D$ when the execution condition is $O N$. The status of the bit is not affected when the execution condition is OFF. (Use SETB(532) to turn ON the bit.) Unlike RST, RSTB(533) can turn OFF a bit in the DM area.


Bits turned OFF by RSTB(533) can be turned ON by any other instruction, not just SETB(532).

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if N is not within the specified range of 0000 to 000F <br> (\&O to \&15). <br> OFF in all other cases. |

## Precautions

SETB(532) and RSTB(533) cannot set/reset timers and counters.
When SETB(532) or $\operatorname{RSTB}(533)$ is programmed between IL(002) and ILC(003) or JMP(004) and JME(005), the status of the specified bit will not be changed if the program section is interlocked or jumped, i.e., when the interlock condition or jump condition is OFF.
SETB(532) and RSTB(533) have immediate refreshing variations (!SETB(532) and !RSTB(533)). When an external output bit has been specified in one of these instructions, any changes to the specified bit will be refreshed when the instruction is executed and reflected immediately in the output bit. (The changes will not be reflected immediately if the bit is allocated to a Group-2 High-density I/O Unit, High-density Special I/O Unit, or a Unit mounted in a SYSMAC BUS Remote I/O Slave Rack.)

## Differences between SET/RSET and SETB(532)/RSTB(533)

The SET and RSET instructions operate somewhat differently from SETB(532) and RSTB(533).

1. The instructions operate in the same way when the specified bit is in the CIO, W, H, or A Area.
2. The SETB(532) and RSTB(533) instructions can control bits in the DM Area, unlike SET and RSET.

## Differences between OUTB(534) and SETB(532)/RSTB(533)

The OUTB(534) instruction operates somewhat differently from SETB(532) and RSTB(533).

1. The $\operatorname{SETB}(532)$ and $\operatorname{RSTB}(533)$ instructions change the status of the specified bit only when their execution condition is ON. These instructions have no effect on the status of the specified bit when their execution condition is OFF.
2. The OUTB(534) instruction turns ON the specified bit when its execution condition is ON and turns OFF the specified bit when its execution condition is OFF.
3. The set and reset inputs for a $\operatorname{KEEP}(011)$ instruction must be programmed with the instruction, but the SETB(532) and RSTB(533) instructions can be programmed completely independently. Furthermore, the same bit may be used as the operand in any number of SETB(532) and RSTB(533) instructions.


Bit 02 of D00000 is turned ON when ClO 0000.00 is ON .


Bit 02 of D00000 is turned OFF when ClO 000.001 is ON .

## 3-3-8 SINGLE BIT OUTPUT: OUTB(534)

Purpose

## Ladder Symbols



D: Word address
N: Bit number
OUTB(534) outputs the status of the instruction's execution condition to the specified bit. OUTB(534) can control a bit in the DM Area, unlike OUT.

## Variations

## Applicable Program Areas

Operands

## Operand Specifications

| Variations | Executed Each Cycle for ON Condition | OUTB(534) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @OUTB(534) |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

D: Word Address
Specifies the word containing the bit to be controlled.

## N : Beginning Bit

Specifies the bit to be controlled. N must be \#0000 to \#000F (\&0 to \&15).

| Area | D | N |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A448 to A959 | A000 to A959 |
| Timer Area | T0000 to T255 |  |
| Counter Area | C0000 to C255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- | \#0000 to \#000F (binary) or \&0 to \&15 |
| Data Registers | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--) IR0 to , -(- -) IR15 |  |

## Description

## Flags

## Precautions

Bit N of word D
When the execution condition is ON, OUTB(534) turns ON bit N of word D . When the execution condition is OFF, OUTB(534) turns OFF bit N of word D .


If the immediate refreshing version is not used, the status of the execution condition (power flow) is written to the specified bit in I/O memory. If the immediate refreshing version is used, the status of the execution condition (power flow) is written to the Basic Output Unit's output terminal as well as the output bit in I/O memory.

There are no flags affected by this instruction.
Immediate refreshing (!OUTB(534)) can be specified. An immediate refresh instruction updates the status of the output terminal just after the instruction is executed on an output bit allocated to a Basic Output Unit (but not for C200H Group 2 Multi-point Output Units or Basic Output Units on Slave Racks), at the same time as it writes the status of the execution condition (power flow) to the specified output bit in I/O memory.
When OUTB(534) is programmed between IL(002) and ILC(003), the specified bit will be turned OFF if the program section is interlocked. (This is the same as an OUT instruction in an interlocked program section.)
When a word is specified for the bit number ( N ), only bits 00 to 03 of N are used. For example, if N contains FFFA hex, OUTB(534) will control bit 10 of word D.

## Example

Bit 10 of D00000 is turned OFF when CIO 0000.00 is OFF.

## 3-4 Sequence Control Instructions

This section describes the sequence control instructions.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| END | END | 001 | 134 |
| NO OPERATION | NOP | 000 | 134 |
| INTERLOCK/INTERLOCK CLEAR | IL/ILC | $002 / 003$ | 135 |
| JUMP/JUMP END | JMP/JME | $004 / 005$ | 138 |
| CONDITIONAL JUMP | CJP/CJPN | $510 / 511$ | 141 |
| MULTIPLE JUMP/JUMP END | JMP0/JME0 | $515 / 516$ | 145 |
| FOR-NEXT LOOPS | FOR | 512 | 147 |
|  | NEXT | 513 | 147 |
| BREAK LOOP | BREAK | 514 | 150 |

## 3-4-1 END: END(001)

Purpose

## Ladder Symbol

Variations

Applicable Program Areas

## Description

Indicates the end of a program.


| Variations | Executed Each Cycle for ON Condition | END(001) |
| :--- | :--- | :--- |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | Not allowed | Not allowed | OK |

END(001) completes the execution of a program for that cycle. No instructions written after END(001) will be executed.
Execution proceeds to the program with the next task number. When the program being executed has the highest task number in the program, END(001) marks the end of the overall main program.


Always place END(001) at the end of each program. A programming error will occur if there is not an $\operatorname{END}(001)$ instruction in the program.

## 3-4-2 NO OPERATION: NOP(000)

## Purpose

Ladder Symbol

This instruction has no function. (No processing is performed for NOP(000).)
There is no ladder symbol associated with $\operatorname{NOP(000).}$

## Variations

| Variations | Executed Each Cycle for ON Condition | NOP(000) |
| :--- | :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Description

Flags
Precautions
No processing is performed for NOP(000), but this instruction can be used to set aside lines in the program where instructions will be inserted later. When the instructions are inserted later, there will be no change in program addresses.

No flags are affected by NOP(000).
NOP(000) can only be used with mnemonic displays, not with ladder programs.

## 3-4-3 INTERLOCK and INTERLOCK CLEAR: IL(002) and ILC(003)

## Purpose

## Ladder Symbols

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | Not allowed | OK | OK |

When the execution condition for IL(002) is OFF, the outputs for all instructions between IL(002) and ILC(003) are interlocked. When the execution condition for $\mathrm{IL}(002)$ is ON , the instructions between $\mathrm{IL}(002)$ and $\operatorname{ILC}(003)$ are executed normally.


The following table shows the treatment of various outputs in an interlocked section between IL(002) and ILC(003).

| Instruction |  | Treatment |
| :--- | :--- | :--- |
| Bits specified in OUT or OUT NOT |  | OFF |
| TIM, TIMH(015), and TMHH(540) | Completion Flag | OFF (reset) |
|  | PV | Time set value (reset) |
| Bits/words specified in all other instructions (See note.) |  | Retain previous status. |

Note Bits and words in all other instructions including SET, RSET, CNT, CNTR(012), SFT, and KEEP(011) retain their previous status.

If there are bits which you want to keep ON in an interlocked program section, set these bits to ON with SET just before IL(002).
It is often more efficient to switch a program section with $\mathrm{IL}(002)$ and ILC(003). When several processes are controlled with the same execution condition, it takes fewer program steps to put these processes between $\mathrm{IL}(002)$ and ILC(003).


The following table shows the differences between IL(002)/ILC(003) and JMP(004)/JME(005).

| Item | Treatment in <br> IL(002)/ILC(003) | Treatment in <br> JMP(004)/JME(005) |
| :--- | :--- | :--- |
| Instruction execution | Instructions other than OUT, OUT NOT, <br> and timer instructions are not executed. | No instructions are executed. |
| Output status in instructions | Except for outputs in OUT, OUT NOT, <br> and timer instructions, all outputs retain <br> their previous status. | All outputs retain their previous status. |
| Bits in OUT, OUT NOT | OFF | All outputs retain their previous status. |
| Status of timer instructions | Reset | Operating timers (TIM, TIMH(015), <br> TMHH(540), only) continue timing <br> because the PVs are updated even <br> when the timer instruction is not being <br> executed. |

## Flags

## Precautions

There are no flags affected by this instruction.
The cycle time is not shortened when a section of the program is interlocked because the interlocked instructions are executed internally.
The operation of DIFU(013), DIFD(014), and differentiated instructions is not dependent solely on the status of the execution condition when they are programmed between IL(002) and ILC(003). Changes in the execution condition for DIFU(013), DIFD(014), or a differentiated instruction are not recorded if the $\operatorname{DIFU}(013)$ or $\operatorname{DIFD}(014)$ is in an interlocked section and the execution condition for the IL(002) is OFF.
Example: DIFU(013)
If the execution condition for $\operatorname{DIFU}(013)$ is OFF when an interlock is started and is ON when the interlock is cleared, DIFU(013) will be executed when the interlock is cleared.


## Timing Chart



In general, $\mathrm{IL}(002)$ and $\mathrm{ILC}(003)$ are used in pairs, although it is possible to use more than one IL(002) with a single ILC(003) as shown in the following diagram. If IL(002) and ILC(003) are not paired, an error message will appear when the program check is performed but the program will be executed properly.


| Execution <br> condition |  | Program section |  |
| :--- | :--- | :--- | :--- |
| a | b | A | B |
| OFF | ON | Interlocked | Interlocked |
| OFF | OFF | Interlocked | Interlocked |
| ON | OFF | Not interlocked | Interlocked |
| ON | ON | Not interlocked | Not interlocked |

IL(002) and ILC(003) cannot be nested.

## Examples

When CIO 0000.00 is OFF in the following example, all outputs between IL(002) and ILC(003) are interlocked. When CIO 0000.00 is ON in the follow-
ing example, the instructions between IL(002) and ILC(003) are executed normally.


## 3-4-4 JUMP and JUMP END: JMP(004) and JME(005)

Purpose

## Ladder Symbols



N : Jump number


N : Jump number

## Variations

| Variations | Jumps when OFF/Does Not Jump when ON | JMP(004) |
| :--- | :--- | :--- |
| Variations | Executed Each Cycle for ON Condition | JME(005) |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | Not allowed | OK | OK |

## Operands

## Operand Specifications

## Description

## N: Jump Number

The jump number must be 0000 to 00FF ( $\& 0$ to $\& 255$ decimal).

| Area | N |  |
| :---: | :---: | :---: |
|  | JMP(004) | JME(005) |
| CIO Area | CIO 0000 to ClO 6143 | --- |
| Work Area | W000 to W255 | --- |
| Auxiliary Bit Area | A000 to A959 | --- |
| Timer Area | T0000 to T0255 | --- |
| Counter Area | C0000 to C0255 | --- |
| DM Area | D00000 to D32767 | --- |
| Indirect DM addresses in binary | @ D00000 to @ D32767 | --- |
| Indirect DM addresses in BCD | *D00000 to *D32767 | --- |
| Constants | \#0000 to \#00FF (binary) or \& 0 to \&255 | \#0000 to \#00FF (binary) or \& 0 to \&255 |
| Data Resisters | DR0 to DR15 | --- |
| Index Registers | --- | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IRO to <br> -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 | --- |

When the execution condition for $\operatorname{JMP}(004)$ is ON , no jump is made and the program is executed consecutively as written.
When the execution condition for $\operatorname{JMP}(004)$ is OFF, program execution jumps directly to the first $\operatorname{JME}(005)$ in the program with the same jump number. The instructions between $\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$ are not executed, so the status of outputs between $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$ is maintained. In block programs, the instructions between $\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$ are skipped regardless of the status of the execution condition.


Because all of instructions between $\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$ are skipped when the execution condition for $\mathrm{JMP}(004)$ is OFF, the cycle time is reduced by the total execution time of the skipped instructions.

## Flags (JMP)

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON if N is not within the specified range of 0000 to 00FF. <br> ON if there is a JMP(004) in the program without a <br> JME(005) with the same jump number. <br> ON if there is a JMP(004) in the task without a JME(005) <br> with the same jump number in the same task. <br> OFF in all other cases. |

## Precautions

All of the outputs (bits and words) in jumped instructions retain their previous status. Operating timers (TIM, TIMH(015), and TMHH(540)) continue timing because the PVs are updated even when the timer instruction is not being executed.
When there are two or more $\operatorname{JME}(005)$ instructions with the same jump number, only the instruction with the lower address will be valid. The JME(005) with the higher program address will be ignored.
When $\operatorname{JME}(005)$ precedes $\mathrm{JMP}(004)$ in the program, the instructions between $\mathrm{JME}(005)$ and $\mathrm{JMP}(004)$ will be executed repeatedly as long as the execution condition for JMP(004) is OFF. A Cycle Time Too Long error will occur if the execution condition is not turned ON or $\operatorname{END}(001)$ is not executed within the maximum cycle time.


In block programs, the instructions between $\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$ are always skipped regardless of the status of the execution condition for JMP (004).

$\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$ pairs must be in the same task because jumps between tasks are not allowed. An error will occur if a JME(005) instruction is not programmed in the same task as its corresponding JMP(004) instruction.
The operation of DIFU(013), DIFD(014), and differentiated instructions is not dependent solely on the status of the execution condition when they are programmed between $\operatorname{JMP}(004)$ and $\operatorname{JME}(005)$. When $\operatorname{DIFU}(013)$, $\operatorname{DIFD}(014)$, or a differentiated instruction is executed in an jumped section immediately after the execution condition for the $\mathrm{JMP}(004)$ has gone ON , the execution condition for the $\operatorname{DIFU}(013)$, $\operatorname{DIFD}(014)$, or differentiated instruction will be compared to the execution condition that existed before the jump became effective (i.e., before the execution condition for $\mathrm{JMP}(004)$ went OFF).

JMP(004) Specifications

| Item | JMP-JME |
| :--- | :--- |
| Execution condition for jumping | OFF |
| Number of JMP instructions | 256 max. |
| Instruction processing when jumping | Not executed |
| Execution time when jumping | 0 |
| Outputs while jumping | Retains previous status |
| PV of active timer, while jumping | Continues timing |
| Processing in block program area | Jumps unconditionally |

## Examples

## Basic Operation

When CIO 0000.00 is OFF in the following example, the instructions between $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$ are not executed and the outputs maintain their previous status.
When CIO 0000.00 is ON in the following example, the instructions between $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$ are executed normally.


## 3-4-5 CONDITIONAL JUMP: CJP(510)/CJPN(511)

The operation of $\operatorname{CJP}(510)$ is the basically the opposite of $\mathrm{JMP}(004)$. When the execution condition for $\operatorname{CJP}(510)$ is ON , program execution jumps directly to the first $\mathrm{JME}(005)$ in the program with the same jump number. CJP(510) and $\mathrm{JME}(005)$ are used in pairs.

## Ladder Symbols

## Variations

## Applicable Program Areas

## Operands

## Operand Specifications

## Description

The operation of CJPN(511) is almost identical to JMP(004). When the execution condition for CJP(004) is OFF, program execution jumps directly to the first $\operatorname{JME}(005)$ in the program with the same jump number. CJPN(511) and $\mathrm{JME}(005)$ are used in pairs.


N : Jump number


N : Jump number

| Variations | Jumps when ON/Does Not Jump when OFF | CJP(510) |
| :--- | :--- | :--- |
| Variations | Jumps when OFF/Does Not Jump when ON | CJPN(511) |
| Variations | Executed Each Cycle for ON Condition | JME(005) |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | Not allowed | OK | OK |

## N: Jump Number

The jump number must be 0000 to 00FF ( 0 to 255 decimal).

| Area | N |  |
| :---: | :---: | :---: |
|  | CJP(510) $\quad$ CJPN(511) | JME(005) |
| CIO Area | CIO 0000 to CIO 6143 | --- |
| Work Area | W000 to W255 | --- |
| Auxiliary Bit Area | A000 to A959 | --- |
| Timer Area | T0000 to T0255 | --- |
| Counter Area | C0000 to C0255 | --- |
| DM Area | D00000 to D32767 | --- |
| Indirect DM addresses in binary | @ D00000 to @ D32767 | --- |
| Indirect DM addresses in BCD | *D00000 to *D32767 | --- |
| Constants | \#0000 to \#00FF (binary) or \&0 to \&255 | \#0000 to \#00FF (binary) or \& 0 to \&255 |
| Data Registers | DR0 to DR15 | --- |
| Index Registers | --- | --- |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {, IR0 to }-2048 \text { to }+2047, \\ \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \hline \end{array}$ | --- |

The operation of CJP(510) and CJPN(511) differs only in the execution condition. $\operatorname{CJP}(510)$ jumps to the first $\operatorname{JME}(005)$ when the execution condition is ON and $\operatorname{CJPN}(511)$ jumps to the first $\operatorname{JME}(005)$ when the execution condition is OFF.
Because the jumped instructions are not executed, the cycle time is reduced by the total execution time of the jumped instructions.

## Operation of CJP(510)

When the execution condition for $\operatorname{CJP}(510)$ is OFF, no jump is made and the program is executed consecutively as written.
When the execution condition for $\operatorname{CJP}(510)$ is ON , program execution jumps directly to the first $\mathrm{JME}(005)$ in the program with the same jump number.


## Operation of CJPN(511)

When the execution condition for $\operatorname{CJPN}(511)$ is ON , no jump is made and the program is executed consecutively as written.
When the execution condition for CJPN(511) is OFF, program execution jumps directly to the first $\operatorname{JME}(005)$ in the program with the same jump number.


## Flags

## Precautions

The following table shows the flags affected by $\operatorname{CJP}(510)$ and $\operatorname{CJPN}(511)$.

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if there is not a JME(005) with the same jump number <br> as CJP(510) or CJPN(511). (See note.) <br> ON if N is not within the specified range of 0 to 255 deci- <br> mal (0000 to 00FF hex). <br> ON if there is a CJP(510) or CJPN(511) instruction in a <br> task without a JME(005) with the same jump number. <br> OFF in all other cases. |

Note The jump number must be between the range 0 to 255 ( 0000 to 00FF hex).
All of the outputs (bits and words) in jumped instructions retain their previous status. Operating timers (TIM, TIMX(550), TIMH(015), TIMHX(551), TMHH(540), and TMHHX(552)) continue timing be-cause the PVs are updated even when the timer instruction is not being executed.
When there are two or more $\operatorname{JME}(005)$ instructions with the same jump number, only the instruction with the lower address will be valid. The JME(005) with the higher program address will be ignored.
When $\operatorname{JME}(005)$ precedes the CJP(510) or CJPN(511) instruction in the program, the instructions in-between will be executed repeatedly as long as the
execution condition remains OFF (CJP(510)) or ON (CJPN(511)). A Cycle Time Too Long error will occur if the jump is not completed by changing the execution condition executing END(001) within the maximum cycle time.
The CJP(510) or CJPN(511) instructions will operate normally in block programs.
When the execution condition for the $\operatorname{CJP}(510)$ is ON or the execution condition for CJPN(511) is OFF, program execution will jump directly to the JME instruction without executing instructions between CJP(510)/CJPN(511) and JME. No execution time will be required for these instructions and the cycle time will thus be reduced.
When the execution condition for the JMPO is OFF, NOP processing is executed between the JMPO and JMEO, requiring execution time. Therefore, the cycle time will not be reduced.
When a CJP(510) or CJPN(511) instruction is programmed in a task, there must be a $\operatorname{JME}(005)$ with the same jump number because jumps between tasks are not allowed. An error will occur if a corresponding JME(005) instruction is not programmed in the same task.
The operation of DIFU(013), DIFD(014), and differentiated instructions is not dependent solely on the status of the execution condition when they are programmed in a jumped program section. When DIFU(013), DIFD(014), or a differentiated instruction is executed in an jumped section immediately after the execution condition for the $\operatorname{CJP}(510)$ has gone OFF (ON for CJPN(511)), the execution condition for the DIFU(013), DIFD(014), or differentiated instruction will be compared to the execution condition that existed before the jump became effective.

## Example

When CIO 0000.00 is ON in the following example, the instructions between CJP(510) and $\mathrm{JME}(005)$ are not executed and the outputs maintain their previous status.
When CIO 0000.00 is OFF in the following example, the instructions between CJP(510) and JME(005) are executed normally.


Note For CJPN(511), the ON/OFF status of CIO 000000 would be reversed.

## 3-4-6 MULTIPLE JUMP and JUMP END: JMP0(515) and JME0(516)

## Purpose

## Ladder Symbols

## Variations

## Applicable Program Areas

Description


| Variations | Jumps when OFF/Does Not Jump when ON | JMP0(515) |
| :--- | :--- | :--- |
| Variations | Executed Each Cycle for ON Condition | JME0(516) |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | Not allowed | OK | OK |

When the execution condition for $\operatorname{JMPO}(515)$ is OFF, all instructions from $\mathrm{JMPO}(515)$ to the next $\mathrm{JMEO}(516)$ in the program are processed as $\operatorname{NOP}(000)$. Use $\mathrm{JMPO}(515)$ and $\mathrm{JMEO}(516)$ in pairs. There is no limit on the number of pairs that can be used in the program.

When the execution condition for $\mathrm{JMPO}(515)$ is ON , no jump is made and the program executed consecutively as written.

When the execution condition for $\operatorname{JMPO}(515)$ is OFF, all instructions from $\mathrm{JMPO}(515)$ to the next $\mathrm{JMEO}(516)$ in the program are processed as NOP(000). Unlike JMP(004), CJP(510), and CJPN(511), JMP0(515) does not use jump numbers, so these instructions can be placed anywhere in the program.


Unlike JMP(004), CJP(510), and CJPN(511) which jump directly to the first $\mathrm{JME}(005)$ instruction in the program, all of the instructions between $\mathrm{JMPO}(515)$ and $\mathrm{JMEO}(516)$ are executed as $\operatorname{NOP}(000)$. The execution time of the jumped instructions will be reduced, but not eliminated. The jumped instructions themselves are not executed and their outputs (bits and words) maintain their previous status.

## Precautions

## Example

Multiple pairs of $\mathrm{JMPO}(515)$ and $\operatorname{JMEO}(516)$ instructions can be used in the program, but the pairs cannot be nested.
JMPO(515) and JMEO(516) cannot be used in block programs.
JMP0(515) and JMEO(516) pairs must be in the same tasks because jumps between tasks are not allowed.
The operation of DIFU(013), DIFD(014), and differentiated instructions is not dependent solely on the status of the execution condition when they are programmed between JMP0(515) and JME0(516). When DIFU(013), DIFD(014), or a differentiated instruction is executed in an jumped section immediately after the execution condition for the $\mathrm{JMPO}(515)$ has gone ON , the execution condition for the $\operatorname{DIFU}(013)$, $\operatorname{DIFD}(014)$, or differentiated instruction will be compared to the execution condition that existed before the jump became effective (i.e., before the execution condition for JMPO(515) went OFF).

When CIO 0000.00 is OFF in the following example, the instructions between JMPO(515) and JMEO(516) are processed as NOP(000) instructions and the outputs maintain their previous status.
When CIO 0000.00 is ON in the following example, the instructions between JMPO(515) and JMEO(516) are executed normally.


## 3-4-7 FOR-NEXT LOOPS: FOR(512)/NEXT(513)

## Purpose

## Ladder Symbols

## Variations

## Applicable Program Areas

Operands

$\mathbf{N}$ : Number of loops


| Variations | Executed Each Cycle for ON Condition | FOR(512) |
| :--- | :--- | :--- |
|  | Executed Each Cycle for ON Condition | $\operatorname{NEXT}(513)$ |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

The instructions between $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are repeated a specified number of times. $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are used in pairs.

N : Number of Loops
The number of loops must be 0000 to FFFF ( 0 to 65,535 decimal).

## Operand Specifications

| Area | N |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 |
| Timer Area | T0000 to T255 |
| Counter Area | C0000 to C255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | \#0000 to \#FFFF (binary) or \&0 to \&65,535 |
| Data Registers DR15 |  |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> $-2048 ~ t o ~+2047, ~ I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 to +2047, IR15 <br> , IR0+(++) to ,IR15+(++) <br> $,-(---) ~ I R 0 ~ t o ~, ~-(-~-) ~ I R 15 ~$ |

## Description

The instructions between $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are executed N times and then program execution continues with the instruction after NEXT(513). The BREAK(514) instruction can be used to cancel the loop.
If $N$ is set to 0 , the instructions between $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ are processed as NOP(000) instructions.
Loops can be used to process tables of data with a minimum amount of programming.


FOR-NEXT loops can be nested up to 15 levels. In the example below, program sections $A, B$, and $C$ are executed as follows:
$\mathrm{A} \rightarrow \mathrm{B} \rightarrow \mathrm{B} \rightarrow \mathrm{C}, \mathrm{A} \rightarrow \mathrm{B} \rightarrow \mathrm{B} \rightarrow \mathrm{C}$, and $\mathrm{A} \rightarrow \mathrm{B} \rightarrow \mathrm{B} \rightarrow \mathrm{C}$


Use BREAK(514) to escape from a FOR-NEXT loop. Several BREAK(514) instructions (the number of levels nested) are required to escape from nested loops. The remaining instructions in the loop after BREAK(514) are processed as NOP(000) instructions.


## Alternative Looping Methods

There are two ways to repeat a program section until a given execution condition is input.
1,2,3... 1. FOR-NEXT Loop with BREAK
Start a FOR-NEXT loop with a maximum of N repetitions. Program BREAK (514) within the loop with the desired execution condition. The loop will end before N repetitions if the execution condition is input.
2. $\mathrm{JME}(005)-\mathrm{JMP}(004)$ Loop

Program a loop with $\mathrm{JME}(005)$ before $\mathrm{JMP}(004)$. The instructions between $\mathrm{JME}(005)$ and $\mathrm{JMP}(004)$ will be executed repeatedly as long as the execution condition for JMP(004) is OFF. (A Cycle Time Too Long error will occur if the execution condition is not turned ON or END(001) is not executed within the maximum cycle time.)

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if more than 15 loops are nested. <br> OFF in all other cases. |
| Equals Flag | $=$ | OFF |
| Negative Flag | N | OFF |

## Precautions

## Example

In the following example, the looped program section transfers the content of D00100 to the address indicated in D00200 and then increments the content of D00200 by 1 .


## 3-4-8 BREAK LOOP: BREAK(514)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | BREAK(514) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Description

Program $\operatorname{BREAK}(514)$ between $\operatorname{FOR}(512)$ and $\operatorname{NEXT}(513)$ to cancel the FOR-NEXT loop when $\operatorname{BREAK}(514)$ is executed. When BREAK(514) is executed, the rest of the instructions up to $\operatorname{NEXT}(513)$ are processed as NOP(000).


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | OFF |
| Negative Flag | N | OFF |

## Precautions

A BREAK(514) instruction cancels only one loop, so several BREAK(514) instructions (the number of levels nested) are required to escape from nested loops.
BREAK(514) can be used only in a FOR-NEXT loop.

## 3-5 Timer and Counter Instructions

This section describes instructions used to define and handle timers and counters.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| TIMER | TIM | --- | 153 |
| HIGH-SPEED TIMER | TIMH | 015 | 156 |
| ONE-MS TIMER | TMHH | 540 | 158 |
| COUNTER | CNT | --- | 160 |
| REVERSIBLE COUNTER | CNTR | 012 | 163 |

## Refresh Methods for Timer/Counter PV

## ■ Overview

The timer and counter instructions all use BCD data and all set values for them are input using BCD.

## Basic Timer Specifications

The following table shows the basic specifications of the timers.

| Item | TIM | TIMH(015) | TMHH(540) |
| :--- | :--- | :--- | :--- |
| Timing method | Decrementing | Decrementing | Decrementing |
| Timing units | 0.1 s | 0.01 s | 0.001 s |
| Max. SV | 999.9 s | 99.99 s | 9.999 s |
| Outputs/instruction | 1 | 1 | 1 |
| Timer numbers | Used | Used | Used |
| Comp. flag refreshing | At execution | At execution | By interrupt <br> every 1 ms |
| Timer PV refreshing | See note 1. | See note 2. | Every 1 ms |
| Value after <br> reset | Comp. flags | OFF | OFF |
|  | PVs | SV | SV |

Note 1. TIM PVs are refreshed at execution, at the end of program execution each cycle, or every 80 ms by interrupt if the cycle time exceeds 80 ms .
2. $\mathrm{TIMH}(015) \mathrm{PV}$ are refreshed at execution, at the end of program execution each cycle, and every 10 ms by interrupt.

## Timer Operation

The following table shows the effects of operating and programming conditions on the operation of the timers.

| Item |  | TIM | TIMH(015) | TMHH(540) |
| :---: | :---: | :---: | :---: | :---: |
| Operating mode change |  | $\mathrm{PV}=0$ <br> Completion Flag = OFF |  |  |
| Power interrupt/reset |  | $\begin{aligned} & \mathrm{PV}=0 \\ & \text { Completion Flag }=\text { OFF } \end{aligned}$ |  |  |
| Operation in jumped program section (JMP(004)-JME(005)) |  | Operating timers continue timing. |  |  |
| Operation in interlocked program section <br> (IL(002)-ILC(003)) |  | $\begin{aligned} & \text { PV = SV } \\ & \text { Completion Flag = OFF } \end{aligned}$ |  |  |
| Forced set | Comp. flags | ON |  |  |
|  | PVs | Set to 0 . |  |  |


| Item |  | TIM | TIMH(015) | TMHH(540) |
| :--- | :--- | :--- | :--- | :--- |
| Forced reset | Comp. flags | OFF |  |  |
|  | PVs | Reset to SV. |  |  |

## 3-5-1 TIMER: TIM

## Purpose

## Ladder Symbol

| Symbol |  | Operands |
| :---: | :---: | :---: |
| TIM |  | $\mathrm{N}: 0$ to 0255 (decimal) <br> S: \#0000 to \#9999 (BCD) |
| N | $\mathbf{N}$ : Timer number |  |
| S | S: Set value |  |

## Variations

## Applicable Program Areas

## Operands

## Operand Specifications

$\left.$| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | 0 to 0255 (decimal) | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |
| Constants | --- | \#0000 to \#9999 (BCD) <br> "\&" cannot be used. |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 |  | | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |
| :--- |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 | \right\rvert\,

## Flags

## Precautions

When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
When the timer input goes from OFF to ON, TIM starts decrementing the PV. The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0000.
The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).


The following timing chart shows the behavior of the timer's PV and Completion Flag when the timer input is turned OFF before the timer times out.


Completion ON
OFlag $\qquad$

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if $N$ is indirectly addressed through an Index Register <br> but the address in the Index Register is not the PV <br> address of a timer. <br> ON if S does not contain BCD data. <br> OFF in all other cases. |

Timer numbers are shared by the $\operatorname{TIM}, \operatorname{TIMH}(015)$, and $\operatorname{TMHH}(540)$ instructions. Two timers can share the same timer number only if they are not executed at the same time. A duplication error will occur when the program is checked, but the timers will operate normally as long as they are not executed at the same time. Timers which share the same timer number will not operate properly if they are executed simultaneously.
Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

| Condition | PV | Completion Flag |
| :--- | :--- | :--- |
| Operating mode changed from RUN or <br> MONITOR mode to PROGRAM mode <br> or vice versa. | 0000 | OFF |
| Power supply interrupted and reset | 0000 | OFF |
| Operation in interlocked program sec- <br> tion <br> (IL(002)-ILC(003)) | Reset to SV. | OFF |
| Operation in jumped program section <br> (JMP(004)-JME(005)) | PV continues decre- <br> menting. | Retains previous sta- <br> tus. |

Note The PV will be set to the SV when TIM is executed.

When TIM is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
When an operating TIM timer is in a jumped program section (JMP(004) and JME(005)), the timer's PV will continue timing. The jumped TIM instruction will not be executed, but the PV will be refreshed each cycle after all tasks have been executed.
When a TIM timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0000. When a TIM timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
The timer's Completion Flag is refreshed only when TIM is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.
If online editing is used to convert a timer to another kind of timer with the same timer number (such as $\mathrm{TIM} \leftrightarrow \mathrm{TIMH}(015)$ or $\operatorname{TIM} \leftrightarrow \operatorname{TMHH}(540)$ ), be sure to reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.
A TIM instruction's PV and Completion Flag are refreshed in the following ways.

| Execution of TIM | The PV is updated every time that TIM is executed. <br> The Completion Flag is turned ON if the PV is 0000. <br> The Completion Flag is turned OFF if the PV is not 0000. |
| :--- | :--- |

## Example

When timer input CIO 0000.00 goes from OFF to ON in the following example, the timer PV will begin counting down from the SV. Timer Completion Flag T0000 will be turned ON when the PV reaches 0000.
When CIO 0000.00 goes OFF, the timer PV will be reset to the SV and the Completion Flag will be turned OFF.


## 3-5-2 HIGH-SPEED TIMER: TIMH(015)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

## Operand Specifications

## Description

TIMH(015) operates a decrementing timer with units of $10-\mathrm{ms}$. The setting range for the set value (SV) is 0 to 99.99 s for $\operatorname{TIMH}(015)$. The timer accuracy is -0.01 to 0 s .


| Variations | Executed Each Cycle for ON Condition | TIMH(015) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | Not allowed |

## N : Timer Number

The timer number must be between 0000 and 0255 (decimal).

## S: Set Value

The set value must be between \#0000 and \#9999 (BCD).

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | 0 to 255 (decimal) | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |
| Constants | --- | \#0000 to \#9999 (BCD) <br> "\&" cannot be used. |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | ---- |  |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |

When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
When the timer input goes from OFF to ON, $\operatorname{TIMH}(015)$ starts decrementing the PV. The PV will continue timing down as long as the timer input remains

ON and the timer's Completion Flag will be turned ON when the PV reaches 0000.

The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).


The following timing chart shows the behavior of the timer's PV and Completion Flag when the timer input is turned OFF before the timer times out.

$\begin{array}{ll}\text { Completion } & \text { ON } \\ \text { Flag } & \text { OFF }\end{array}$

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if $N$ is indirectly addressed through an Index Register <br> but the address in the Index Register is not the PV <br> address of a timer. <br> ON if $S$ does not contain BCD data. <br> OFF in all other cases. |

## Precautions

Timer numbers are shared by the $\operatorname{TIM}, \operatorname{TIMH}(015)$, and $\operatorname{TMHH}(540)$ instructions. Two timers can share the same timer number only if they are not executed at the same time. A duplication error will occur when the program is checked, but the timers will operate normally as long as they are not executed at the same time. Timers which share the same timer number will not operate properly if they are executed simultaneously.
The Completion Flags for $\operatorname{TIMH}(015)$ timers will be updated when the instruction is executed.
Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

| Condition | PV | Completion Flag |
| :--- | :--- | :--- |
| Operating mode changed from RUN or <br> MONITOR mode to PROGRAM mode or <br> vice versa. | 0000 | OFF |
| Power supply interrupted and reset | 0000 | OFF |
| Operation in interlocked program section <br> (IL(002)-ILC(003)) | Reset to SV. | OFF |
| Operation in jumped program section <br> (JMP(004)-JME(005)) | PV continues <br> decrementing. | Retains previous status. |

Note The PV will be set to the SV when $\operatorname{TIMH}(015)$ is executed.
When an operating $\operatorname{TIMH}(015)$ timer is in a jumped program section (JMP(004), and JME(005)), the timer's PV will continue timing. (The jumped TIMH(015) instruction will not be executed, but the PV will be refreshed every 10 ms and each cycle after all tasks have been executed.)

When $\operatorname{TIMH}(015)$ ) is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
When a $\operatorname{TIMH}(015)$ timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0000. When a $\operatorname{TIMH}(015)$ timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
The timer's Completion Flag is refreshed only when $\operatorname{TIMH}(015)$ is executed, so a delay of up to one cycle may be required for the Completion Flag to be turned ON after the timer times out.
If online editing is used to convert a timer to another kind of timer with the same timer number (such as $\operatorname{TIMH}(015) \leftrightarrow \operatorname{TIM}$ or $\operatorname{TIMH}(015) \leftrightarrow$ TMHH(540)), be sure to reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.
A TIMH(015) instruction's PV and Completion Flag are refreshed in the following ways.

| Execution of <br> TIMH $(015)$ | The Completion Flag is turned ON if the PV is 0000. <br> The Completion Flag is turned OFF if the PV is not 0000. |
| :--- | :--- |
| $10-\mathrm{ms}$ interval <br> refreshing | The timer's PV is updated every 10 ms. |

## Example

When timer input CIO 0000.00 goes from OFF to ON in the following example, the timer PV will begin counting down from the SV. The Timer Completion Flag, T0000, will be turned ON when the PV reaches 0000.
When CIO 0000.00 goes OFF, the timer PV will be reset to the SV and the Completion Flag will be turned OFF.


## 3-5-3 ONE-MS TIMER: TMHH(540)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | TMHH(540) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | Not allowed |

## Operands

## Operand Specifications

## Description

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if N is indirectly addressed through an Index Register <br> but the address in the Index Register is not the PV <br> address of a timer. <br> ON if S does not contain BCD data. <br> OFF in all other cases. |

## Precautions

## N : Timer Number

The timer number must be between 0 and 15 (decimal).

## S: Set Value

The set value must be between \#0000 and \#9999 (BCD).

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | 0 to 15 (decimal) | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |
| Constants | --- | \#0000 to \#9999 (BCD) <br> " $\&$ " cannot be used. |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- | -- |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047, ~ I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |

When the timer input is OFF, the timer specified by N is reset, i.e., the timer's PV is reset to the SV and its Completion Flag is turned OFF.
When the timer input goes from OFF to ON, $\operatorname{TMHH}(540)$ starts decrementing the PV . The PV will continue timing down as long as the timer input remains ON and the timer's Completion Flag will be turned ON when the PV reaches 0000.

The status of the timer's PV and Completion Flag will be maintained after the timer times out. To restart the timer, the timer input must be turned OFF and then ON again or the timer's PV must be changed to a non-zero value (by MOV(021), for example).

Timer numbers are shared by the $\operatorname{TIM}, \operatorname{TIMH}(015)$, and $\operatorname{TMHH}(540)$ instruc- tions. Two timers can share the same timer number only if they are not executed at the same time. A duplication error will occur when the program is checked, but the timers will operate normally as long as they are not executed at the same time. Timers which share the same timer number will not operate properly if they are executed simultaneously.
The Completion Flag is updated only when $\operatorname{TMHH}(540)$ is executed. The Completion Flag can thus be delayed by up to one cycle time from the actual set value.

Timers will be reset or paused in the following cases. (When a timer is reset, its PV is reset to the SV and its Completion Flag is turned OFF.)

| Condition | PV | Completion Flag |
| :--- | :--- | :--- |
| Operating mode changed from RUN or <br> MONITOR mode to PROGRAM mode or <br> vice versa. | 0000 | OFF |
| Power supply interrupted and reset | 0000 | OFF |
| Operation in interlocked program section <br> (IL(002)-ILC(003)) | Reset to SV. | OFF |
| Operation in jumped program section <br> (JMP(004)-JME(005)) | PV continues <br> decrement- <br> ing. | Retains previous status. |

Note The PV will be set to the SV when $\operatorname{TMHH}(540)$ is executed.
When an operating $\operatorname{TMHH}(540)$ timer is in a jumped program section (JMP(004), JME(005)), the timer's PV will continue timing. (The jumped TMHH(540) instruction will not be executed, but the PV will be refreshed every 1 ms.$)$
When $\operatorname{TMHH}(540)$ is in a program section between IL(002) and ILC(003) and the program section is interlocked, the PV will be reset to the SV and the Completion Flag will be turned OFF.
When a $\operatorname{TMHH}(540)$ timer is forced set, its Completion Flag will be turned ON and its PV will be set to 0000 . When a $\operatorname{TMHH}(540)$ timer is forced reset, its Completion Flag will be turned OFF and its PV will be reset to the SV.
If online editing is used to convert a timer to another kind of timer with the same timer number (such as $\operatorname{TMHH}(540) \leftrightarrow \operatorname{TIM}$ or $\operatorname{TMHH}(540) \leftrightarrow$ $\operatorname{TIMH}(015)$ ), be sure to reset the Completion Flag. The timer will not operate properly unless the Completion Flag is reset.
A TMHH(540) instruction's PV and Completion Flag are refreshed as shown in the following table.

| Execution of TMHH(540) | The Completion Flag is turned ON if the PV is 0000. <br> The Completion Flag is turned OFF if the PV is not 0000. |
| :--- | :--- |
| 1-ms interval refreshing | The timer's PV is updated every 1 ms. |

## 3-5-4 COUNTER: CNT

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operands

## Operand Specifications

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit <br> Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | 0 to 255 (decimal) | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM <br> addresses in <br> binary | --- | @ D00000 to @ D32767 |
| Indirect DM <br> addresses in <br> BCD | --- | *D00000 to *D32767 |
| Constants | --- | \#0000 to \#9999 (BCD) <br> "\&" cannot be used. |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- | --- |
| Indirect address- <br> ing using Index <br> Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |

## Description

## N : Counter Number

The counter number must be between 0 and 255 (decimal).

## S: Set Value

The set value must be between \#0000 and \#9999 (BCD).

The counter PV is decremented by 1 every time that the count input goes from OFF to ON. The Completion Flag is turned ON when the PV reaches 0 .
Once the Completion Flag is turned ON, reset the counter by turning the reset input ON. Otherwise, the counter cannot be restarted.
The counter is reset and the count input is ignored when the reset input is ON. (When a counter is reset, its PV is reset to the SV and the Completion Flag is turned OFF.)


## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if $N$ is indirectly addressed through an Index Register <br> but the address in the Index Register is not the PV <br> address of a counter. <br> ON if S does not contain BCD data. <br> OFF in all other cases. |

## Precautions

Counter numbers are shared by the CNT, and CNTR(012) instructions. Two counters can share the same timer number only if they are not executed at the same time. A duplication error will occur when the program is checked, but the counters will operate normally as long as they are not executed at the same time. Counters which share the same counter number will not operate properly if they are executed simultaneously.
A counter's PV is refreshed when the count input goes from OFF to ON and the Completion Flag is refreshed each time that CNT is executed. The Completion Flag is turned ON if the PV is 0 and it is turned OFF if the PV is not 0.
When a CNT counter is forced set, its Completion Flag will be turned ON and its PV will be reset to 0000. When a CNT counter is forced reset, its Completion Flag will be turned OFF and its PV will be set to the SV.
Be sure to reset the counter by turning the reset input from OFF $\rightarrow$ ON $\rightarrow$ OFF before beginning counting with the count input, as shown in the following diagram. The count input will not be received if the reset input is ON .


The reset input will take precedence and the counter will be reset if the reset input and count input are both ON at the same time. (The PV will be reset to the SV and the Completion Flag will be turned OFF.)


Note If online editing is used to add a counter, the counter must be reset before it will work properly. If the counter is not reset, the previous value will be used as the counter's present value (PV), and the counter may not operate properly after it is written.

Counter PVs are not retained through a power interruption.

## 3-5-5 REVERSIBLE COUNTER: CNTR(012)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

## Operands

## Operand Specifications

CNTR(012) operates a reversible counter.


| Variations | Executed Each Cycle for ON Condition | CNTR(012) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |

## N : Counter Number

The counter number must be between 0 and 255 (decimal).

## S: Set Value

The set value must be between \#0000 and \#9999 (BCD).

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit <br> Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | 0 to 255 (decimal) | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM <br> addresses in <br> binary | --- | @ D00000 to @ D32767 |
| Indirect DM <br> addresses in <br> BCD | --- | *D00000 to *D32767 |
| Constants | --- | \#0000 to \#9999 (BCD) <br> "\&" cannot be used. |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- | --- |
| Indirect address- <br> ing using Index <br> Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047, ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |

The counter PV is incremented by 1 every time that the increment input goes from OFF to ON and it is decremented by 1 every time that the decrement input goes from OFF to ON. The PV can fluctuate between 0 and the SV.


When incrementing, the Completion Flag will be turned ON when the PV is incremented from the SV back to 0 and it will be turned OFF again when the $P V$ is incremented from 0 to 1 .

Counter PV


When decrementing, the Completion Flag will be turned ON when the PV is decremented from 0 up to the SV and it will be turned OFF again when the PV is decremented from the SV to SV-1.


Flags

## Precautions

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if N is indirectly addressed through an Index Register <br> but the address in the Index Register is not the PV <br> address of a counter. <br> ON in BCD mode and S does not contain BCD data. <br> OFF in all other cases. |

Counter numbers are shared by the CNT and CNTR(012) instructions.Two counters can share the same timer number only if they are not executed at the same time. A duplication error will occur when the program is checked, but the counters will operate normally as long as they are not executed at the same time. Counters which share the same counter number will not operate properly if they are executed simultaneously.
The PV will not be changed if the increment and decrement inputs both go from OFF to ON at the same time. When the reset input is ON, the PV will be reset to 0 and both count inputs will be ignored.
The Completion Flag will be ON only when the PV has been incremented from the SV to 0 or decremented from 0 to the SV; it will be OFF in all other cases.
When inputting the CNTR(012) instruction with mnemonics, first enter the increment input (II), then the decrement input (DI), the reset input (R), and finally the CNTR(012) instruction. When entering with the ladder diagrams,
first input the increment input (II), then the CNTR(012) instruction, the decrement input (DI), and finally the reset input (R).

## Basic Operation of CNTR(012)

The counter PV is reset to 0 by turning the reset input (CIO 0000.02) ON and OFF. The PV is incremented by 1 each time that the increment input (CIO 0000.00) goes from OFF to ON. When the PV is incremented from the SV (3), it is automatically reset to 0 and the Completion Flag is turned ON.
Likewise, the PV is decremented by 1 each time that the decrement input (CIO 0000.01) goes from OFF to ON. When the PV is decremented from 0, it is automatically set to the SV (3) and the Completion Flag is turned ON.


## Specifying the SV in a Word

In the following example, the SV for CNTR(012) 0007 is determined by the content of CIO 0001 . When the content of CIO 0001 is controlled by an external switch, the set value can be changed manually from the switch.


Coding

| Address | Instruction | Operand |
| :--- | :--- | :--- |
| 000000 | LD | 0000.00 |
| 000001 | LD | 0000.01 |
| 000002 | LD | 0000.02 |
| 000003 | CNTR(012) | 6 |
|  |  | $\# 5000$ |
| 000004 | LD | C0006 |
| 000005 | OUT | 0002.07 |
| 000006 | LD | 0000.03 |
| 000007 | LD | 0000.04 |
| 000008 | LD | 0000.05 |
| 000009 | CNTR(012) | 7 |
|  |  | 0001 |
| 000010 | LD NOT | C0007 |
| 000011 | OUT | 0002.08 |

## 3-6 Comparison Instructions

This section describes instructions used to compare data of various lengths and in various ways.

| Instruction | Mnemonic | Function <br> code | Page |
| :--- | :--- | :--- | :--- |
| Input Comparison Instructions | $=,<>,<,<=,>,>=$ <br> $(S, L)$ <br> (LD, AND, OR) | 300 to 328 | 167 |
| COMPARE | CMP | 020 | 172 |
| DOUBLE COMPARE | CMPL | 060 | 175 |
| SIGNED BINARY COMPARE | CPS | 114 | 177 |
| DOUBLE SIGNED BINARY <br> COMPARE | CPSL | 115 | 180 |
| MULTIPLE COMPARE | MCMP | 019 | 182 |
| TABLE COMPARE | TCMP | 085 | 185 |
| BLOCK COMPARE | BCMP | 068 | 187 |
| EXPANDED BLOCK COMPARE | BCMP2 | 502 | 190 |
| AREA RANGE COMPARE | ZCP | 088 | 193 |
| DOUBLE AREA RANGE COM- <br> PARE | ZCPL | 116 | 196 |

## 3-6-1 Input Comparison Instructions (300 to 328)

Purpose

Input comparison instructions compare two values (constants and/or the contents of specified words) and create an ON execution condition when the comparison condition is true. Input comparison instructions are available to compare signed or unsigned data of one-word or double length data.

Note Refer to 3-14-21 Single-precision Floating-point Comparison Instructions for details on single-precision floating-point input comparison instructions.

Ladder Symbol

| Symbol \& options |  |
| :---: | :---: |
| $\mathrm{S}_{1}$ | S1: Comparison data 1 |
| $\mathrm{S}_{2}$ |  |

## Variations

| Variations | Creates ON Each Cycle Comparison is True | Input compari- <br> son instruction |
| :--- | :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications for Instructions for Oneword Data

| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |


| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | $\# 0000$ to \#FFFF <br> (binary) |  |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) |  |
| ,$-(--)$ IR0 to , -(--)IR15 |  |  |

Operand Specifications for Instructions for Double-length Data

| Area | $\mathbf{S}_{\mathbf{1}}$ |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A000 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |
| Data Resisters | --- |
| Index Registers | IR0 to IR1 (for unsigned data only) |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
| ,IR0+(++) to ,IR15+(++) |  |
| ,-(--)IR0 to , -(--)IR15 |  |

## Description

The input comparison instruction compares $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ as signed or unsigned values and creates an ON execution condition when the comparison condition is true. Unlike instructions such as $\operatorname{CMP}(020)$ and $\operatorname{CMPL}(060)$, the result of an input comparison instruction is reflected directly as an execution condition, so it is not necessary to access the result of the comparison through an Arithmetic Flag and the program is simpler and faster.

## Inputting the Instructions

The input comparison instructions are treated just like the LD, AND, and OR instructions to control the execution of subsequent instructions.

| Input type | Operation |
| :--- | :--- |
| LD | The instruction can be connected directly to the left bus bar. |
| AND | The instruction cannot be connected directly to the left bus bar. |
| OR | The instruction can be connected directly to the left bus bar. |



## Options

The input comparison instructions can compare signed or unsigned data and they can compare one-word or double values. If no options are specified, the comparison will be for one-word unsigned data. With the three input types for each of 6 symbols and two options, there are 72 different input comparison instructions.

| Symbol | Option (data format) | Option (data length) |  |
| :--- | :--- | :--- | :--- |
| $=$ | (Equal) | None: Unsigned data | None: One-word data |
| $<>$ | (Not equal) | S: Signed data | L: Double-length data |
| $<$ | (Less than) |  |  |
| $<=$ | (Less than or equal) |  |  |
| $>$ | (Greater than) |  |  |
| $>=$ | (Greater than or equal) |  |  |

Unsigned input comparison instructions (i.e., instructions without the S option) can handle unsigned binary or BCD data. Signed input comparison instructions (i.e., instructions with the S option) handle signed binary data.

## Summary of Input Comparison Instructions

The following table shows the function codes, mnemonics, names, and functions of the 72 input comparison instructions. (For one-word comparisons $\mathrm{C} 1=\mathrm{S}_{1}$ and $\mathrm{C} 2=\mathrm{S}_{2}$; for double comparisons $\mathrm{C} 1=\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ and $\mathrm{C} 2=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$.)

| Code | Mnemonic | Name | Function |
| :---: | :---: | :---: | :---: |
| 300 | LD= | LOAD EQUAL | True if$\mathrm{C} 1=\mathrm{C} 2$ |
|  | AND= | AND EQUAL |  |
|  | OR= | OR EQUAL |  |
| 301 | LD=L | LOAD DOUBLE EQUAL |  |
|  | AND=L | AND DOUBLE EQUAL |  |
|  | OR=L | OR DOUBLE EQUAL |  |
| 302 | LD=S | LOAD SIGNED EQUAL |  |
|  | AND=S | AND SIGNED EQUAL |  |
|  | OR=S | OR SIGNED EQUAL |  |
| 303 | LD=SL | LOAD DOUBLE SIGNED EQUAL |  |
|  | AND=SL | AND DOUBLE SIGNED EQUAL |  |
|  | OR=SL | OR DOUBLE SIGNED EQUAL |  |
| 305 | LD<> | LOAD NOT EQUAL | True if$\mathrm{C} 1 \neq \mathrm{C} 2$ |
|  | AND<> | AND NOT EQUAL |  |
|  | OR<> | OR NOT EQUAL |  |
| 306 | LD<>L | LOAD DOUBLE NOT EQUAL |  |
|  | AND<>L | AND DOUBLE NOT EQUAL |  |
|  | OR<>L | OR DOUBLE NOT EQUAL |  |
| 307 | LD<>S | LOAD SIGNED NOT EQUAL |  |
|  | AND<>S | AND SIGNED NOT EQUAL |  |
|  | OR<>S | OR SIGNED NOT EQUAL |  |
| 308 | LD<>SL | LOAD DOUBLE SIGNED NOT EQUAL |  |
|  | AND<>SL | AND DOUBLE SIGNED NOT EQUAL |  |
|  | OR<>SL | OR DOUBLE SIGNED NOT EQUAL |  |
| 310 | LD< | LOAD LESS THAN | True if C1 < C2 |
|  | AND< | AND LESS THAN |  |
|  | OR< | OR LESS THAN |  |
| 311 | LD<L | LOAD DOUBLE LESS THAN |  |
|  | AND<L | AND DOUBLE LESS THAN |  |
|  | OR<L | OR DOUBLE LESS THAN |  |
| 312 | LD<S | LOAD SIGNED LESS THAN |  |
|  | AND<S | AND SIGNED LESS THAN |  |
|  | OR<S | OR SIGNED LESS THAN |  |
| 313 | LD<SL | LOAD DOUBLE SIGNED LESS THAN |  |
|  | AND<SL | AND DOUBLE SIGNED LESS THAN |  |
|  | OR<SL | OR DOUBLE SIGNED LESS THAN |  |
| 315 | LD<= | LOAD LESS THAN OR EQUAL | True if $\mathrm{C} 1 \leq \mathrm{C} 2$ |
|  | AND<= | AND LESS THAN OR EQUAL |  |
|  | OR<= | OR LESS THAN OR EQUAL |  |
| 316 | LD<=L | LOAD DOUBLE LESS THAN OR EQUAL |  |
|  | AND<=L | AND DOUBLE LESS THAN OR EQUAL |  |
|  | OR<=L | OR DOUBLE LESS THAN OR EQUAL |  |
| 317 | LD<=S | LOAD SIGNED LESS THAN OR EQUAL |  |
|  | AND $<=$ S | AND SIGNED LESS THAN OR EQUAL |  |
|  | OR<=S | OR SIGNED LESS THAN OR EQUAL |  |


| Code | Mnemonic | Name | Function |
| :---: | :---: | :---: | :---: |
| 318 | LD<=SL | LOAD DOUBLE SIGNED LESS THAN OR EQUAL | True if $\mathrm{C} 1 \leq \mathrm{C} 2$ |
|  | AND<=SL | AND DOUBLE SIGNED LESS THAN OR EQUAL |  |
|  | $\mathrm{OR}<=$ SL | OR DOUBLE SIGNED LESS THAN OR EQUAL |  |
| 320 | LD> | LOAD GREATER THAN | True if $\mathrm{C} 1>\mathrm{C} 2$ |
|  | AND> | AND GREATER THAN |  |
|  | OR> | OR GREATER THAN |  |
| 321 | LD>L | LOAD DOUBLE GREATER THAN |  |
|  | AND>L | AND DOUBLE GREATER THAN |  |
|  | OR $>$ L | OR DOUBLE GREATER THAN |  |
| 322 | LD>S | LOAD SIGNED GREATER THAN |  |
|  | AND>S | AND SIGNED GREATER THAN |  |
|  | OR>S | OR SIGNED GREATER THAN |  |
| 323 | LD>SL | LOAD DOUBLE SIGNED GREATER THAN |  |
|  | AND>SL | AND DOUBLE SIGNED GREATER THAN |  |
|  | OR>SL | OR DOUBLE SIGNED GREATER THAN |  |
| 325 | LD>= | LOAD GREATER THAN OR EQUAL | True if $\mathrm{C} 1 \geq \mathrm{C} 2$ |
|  | AND>= | AND GREATER THAN OR EQUAL |  |
|  | OR>= | OR GREATER THAN OR EQUAL |  |
| 326 | LD>=L | LOAD DOUBLE GREATER THAN OR EQUAL |  |
|  | AND>=L | AND DOUBLE GREATER THAN OR EQUAL |  |
|  | OR>=L | OR DOUBLE GREATER THAN OR EQUAL |  |
| 327 | LD>=S | LOAD SIGNED GREATER THAN OR EQUAL |  |
|  | AND $>=S$ | AND SIGNED GREATER THAN OR EQUAL |  |
|  | OR>=S | OR SIGNED GREATER THAN OR EQUAL |  |
| 328 | LD>=SL | LOAD DBL SIGNED GREATER THAN OR EQUAL |  |
|  | AND>=SL | AND DBL SIGNED GREATER THAN OR EQUAL |  |
|  | OR $>=$ SL | OR DBL SIGNED GREATER THAN OR EQUAL |  |

## Flags

| Name | Label | Operation |
| :---: | :---: | :---: |
| Greater Than Flag | > | ON if $S_{1}>S_{2}$ with one-word data. ON if $S_{1}+1, S_{1}>S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |
| Greater Than or Equal Flag | > $=$ | ON if $S_{1} \geq S_{2}$ with one-word data. <br> ON if $S_{1}+1, S_{1} \geq S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |
| Equal Flag | = | ON if $S_{1}=S_{2}$ with one-word data. ON if $S_{1}+1, S_{1}=S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |
| Not Equal Flag | <> | ON if $\mathrm{S}_{1} \neq \mathrm{S}_{2}$ with one-word data. ON if $S_{1}+1, S_{1} \neq S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |
| Less Than Flag | < | ON if $\mathrm{S}_{1}<\mathrm{S}_{2}$ with one-word data. <br> ON if $S_{1}+1, S_{1}<S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |
| Less Than or Equal Flag | < $=$ | ON if $\mathrm{S}_{1} \leq \mathrm{S}_{2}$ with one-word data. ON if $S_{1}+1, S_{1} \leq S_{2}+1, S_{2}$ with double-length data. OFF in all other cases. |

## Precautions

## Examples


(CIO 0050.00 will not be turned ON.)

## AND SIGNED LESS THAN: AND<S(312)

When CIO 0000.01 is ON in the following example, the contents of D00110 and D00210 are compared as signed binary data. If the content of D00110 is less than that of D00210, CIO 0050.01 is turned ON and execution proceeds to the next line. If the content of D00110 is not less than that of D00210, the remainder of the instruction line is skipped and execution moves to the next instruction line.


## 3-6-2 COMPARE: CMP(020)

## Purpose

Compares two unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.

## Ladder Symbol

S1: Comparison data 1
S2: Comparison data 2

## Variations

| Variations | Executed Each Cycle for ON Condition | CMP(020) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in <br> BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF <br> (binary) |  |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using <br> Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |

## Description

CMP(020) compares the unsigned binary data in $S_{1}$ and $S_{2}$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.


## Condition Flag Status

The following table shows the status of the Arithmetic Flags after execution of CMP(020). (A status of "---" indicates that the Flag may be ON or OFF.)

| CMP(020) <br> Result | Flag status |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $>$ | $>=$ | $=$ | $<=$ | $<$ | $<>$ |  |
| $\mathrm{S}_{1}>\mathrm{S}_{2}$ | ON | ON | OFF | OFF | OFF | ON |  |
| $\mathrm{S}_{1}=\mathrm{S}_{2}$ | OFF | ON | ON | ON | OFF | OFF |  |
| $\mathrm{S}_{1}<\mathrm{S}_{2}$ | OFF | OFF | OFF | ON | ON | ON |  |

## Using CMP(020) Results in the Program

When $\operatorname{CMP}(020)$ is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the
same input condition that controls $\mathrm{CMP}(020)$, as shown in the following diagram. In this case, the Equals Flag and output A will be turned ON when $\mathrm{S}_{1}=$ $S_{2}$.

Correct Use of CMP(020)


Arithmetic Flag (Example: Equal Flag)

## Using CMP(020) Results in the Program

Do not program another instruction between $\operatorname{CMP}(020)$ and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag. In this case, the results of instruction B might change the results of $\mathrm{CMP}(020)$.

Incorrect Use of CMP(020)


Flags

| Name | CX-Programmer <br> label | Label | Operation |
| :--- | :--- | :--- | :--- |
| Greater Than Flag | P_GT | $>$ | ON if $S_{1}>S_{2}$. <br> OFF in all other cases. |
| Greater Than or Equal Flag | P_GE | ON if $S_{1} \geq S_{2}$. <br> OFF in all other cases. |  |
| Equal Flag | P_EQ | $=$ | ON if $S_{1}=S_{2}$. <br> OFF in all other cases. |
| Not Equal Flag | P_NE | ON if $S_{1} \neq S_{2}$. <br> OFF in all other cases. |  |
| Less Than Flag | P_LT | ON if $S_{1}<S_{2}$. <br> OFF in all other cases. |  |
| Less Than or Equal Flag | P_LE | $<=$ | ON if $S_{1} \leq S_{2}$. <br> OFF in all other cases. |

## Precautions

Do not program another instruction between $\mathrm{CMP}(020)$ and an input condition that accesses the result of $\operatorname{CMP}(020)$ because the other instruction might change the status of the Arithmetic Flags.

## 3-6-3 DOUBLE COMPARE: CMPL(060)

## Purpose

## Ladder Symbol

## Variations

Applicable Program Areas

## Operand Specifications

## Description

S1: Comparison data 1
S2: Comparison data 2

| Variations | Executed Each Cycle for ON Condition | CMPL(060) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 |  |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in <br> BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF <br> (binary) |  |
| Data Resisters | --- |  |
| Index Registers | IR0 to IR15 |  |
| Indirect addressing using <br> Index Registers | IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |

Compares two double unsigned binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.

:

CMPL(060) compares the unsigned binary data in $S_{1}+1, S_{1}$ and $S_{2}+1, S_{2}$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.


## Arithmetic Flag Status

The following table shows the status of the Arithmetic Flags after execution of CMPL(060). (A status of "---" indicates that the Flag may be ON or OFF.)

| CMPL(060)Result | Flag status |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $>$ | $>=$ | $=$ | $<=$ | $<$ | $<>$ |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}>\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | ON | ON | OFF | OFF | OFF | ON |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | OFF | ON | ON | ON | OFF | OFF |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}<\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | OFF | OFF | OFF | ON | ON | ON |

## Using CMPL(060) Results in the Program

When CMPL(060) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls CMPL(060), as shown in the following diagram. Here, the Equals Flag and output A will be turned ON when $\mathrm{S}_{1}+1, \mathrm{~S}_{1}=$ $\mathrm{S}_{2}+1, \mathrm{~S}_{2}$.

Correct Use of CMPL(060)


## Using CMPL(060) Results in the Program

Do not program another instruction between CMPL(060) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag. In this case, the results of instruction B might change the results of $\mathrm{CMPL}(060)$.

Incorrect Use of CMPL(060)


Flags

| Name | CX-Programmer <br> label | Label | Operation |
| :--- | :--- | :--- | :--- |
| Greater Than Flag | P_GT | $>$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}>\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Greater Than or Equal Flag | P_GE | $>=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \geq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |


| Name | CX-Programmer label | Label | Operation |
| :---: | :---: | :---: | :---: |
| Equal Flag | P_EQ | = | ON if $S_{1}+1, S_{1}=S_{2}+1, S_{2}$. OFF in all other cases. |
| Not Equal Flag | P_NE | <> | $\mathrm{ON} \text { if } \mathrm{S}_{1}+1, \mathrm{~S}_{1} \neq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$ <br> OFF in all other cases. |
| Less Than Flag | P_LT | < | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}<\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Less Than or Equal Flag | P_LE | < $=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \leq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |

## Precautions

## Example

Examp

Do not program another instruction between $\operatorname{CMPL}(060)$ and an input condition that accesses the result of CMPL(060) because the other instruction might change the status of the Arithmetic Flags.

When CIO 0000.00 is ON in the following example, the eight-digit unsigned binary data in CIO 0011 and CIO 0010 is compared to the eight-digit unsigned binary data in ClO 0009 and CIO 0008 and the result is output to the Arithmetic Flags. The results recorded in the Greater Than, Equals, and Less Than Flags are immediately saved to CIO 0002.00 (Greater Than), CIO 0002.01 (Equals), and CIO 0002.02 (Less Than).


## 3-6-4 SIGNED BINARY COMPARE: CPS(114)

## Purpose

Ladder Symbol


S1: Comparison data 1
S2: Comparison data 2

## Variations

| Variations | Executed Each Cycle for ON Condition | CPS(114) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | $\mathbf{S}_{\mathbf{1}}$ |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |
| Indirect DM addresses in <br> BCD | *D00000 to *D32767 |
| Constants | \#0000 to \#FFFF <br> (binary) |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing using <br> Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(-~-) I R 15 ~$ |

## Description

CPS(114) compares the signed binary data in $S_{1}$ and $S_{2}$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.


Note $\mathrm{CPS}(114)$ treats the data in $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ as signed binary data which ranges from 8000 to 7FFF ( $-32,768$ to 32,767 decimal).

## Arithmetic Flag Status

The following table shows the status of the Arithmetic Flags after execution of CPS(114). (A status of "---" indicates that the Flag may be ON or OFF.)

| $\begin{gathered} \hline \text { CPS(114) } \\ \text { Result } \end{gathered}$ | Flag status |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | > | > = | = | < = | < | < > |
| $\mathrm{S}_{1}>\mathrm{S}_{2}$ | ON | ON | OFF | OFF | OFF | ON |
| $\mathrm{S}_{1}=\mathrm{S}_{2}$ | OFF | ON | ON | ON | OFF | OFF |
| $\mathrm{S}_{1}<\mathrm{S}_{2}$ | OFF | OFF | OFF | ON | ON | ON |

## Using CPS(114) Results in the Program

When CPS(114) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls CPS(114), as shown in the following diagram. In this case, the Equals Flag and output A will be turned ON when $\mathrm{S}_{1}=$ $S_{2}$.

Correct Use of CPS(114)


## Using CPS(114) Results in the Program

Do not program another instruction between CPS(114) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag. In this case, the results of instruction B might change the results of CPS(114).

Incorrect Use of CPS(114)


Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Greater Than Flag | $>$ | ON if $\mathrm{S}_{1}>\mathrm{S}_{2}$. <br> OFF in all other cases. |
| Greater Than or Equal Flag | $>=$ | ON if $\mathrm{S}_{1} \geq \mathrm{S}_{2}$. <br> OFF in all other cases. |
| Equal Flag | $=$ | ON if $\mathrm{S}_{1}=\mathrm{S}_{2}$. <br> OFF in all other cases. |
| Not Equal Flag | $<>$ | ON if $\mathrm{S}_{1} \neq \mathrm{S}_{2}$. <br> OFF in all other cases. |
| Less Than Flag | $<$ | ON if $\mathrm{S}_{1}<\mathrm{S}_{2}$. <br> OFF in all other cases. |
| Less Than or Equal Flag | $<=$ | ON if $\mathrm{S}_{1} \leq \mathrm{S}_{2}$. <br> OFF in all other cases. |

Do not program another instruction between CPS(114) and an input condition that accesses the result of $\mathrm{CPS}(114)$ because the other instruction might change the status of the Arithmetic Flags.

## 3-6-5 DOUBLE SIGNED BINARY COMPARE: CPSL(115)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

Operand Specifications

## Description

| Variations | Executed Each Cycle for ON Condition | CPSL(115) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Compares two double signed binary values (constants and/or the contents of specified words) and outputs the result to the Arithmetic Flags in the Auxiliary Area.


S1: Comparison data 1
S2: Comparison data 2

| Area | $\mathrm{S}_{1}$ ( ${ }^{\text {a }}$ |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A000 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to , IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |

CPSL(115) compares the double signed binary data in $\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ and $\mathrm{S}_{2}+1$, $\mathrm{S}_{2}$ and outputs the result to Arithmetic Flags (the Greater Than, Greater Than or Equal, Equal, Less Than or Equal, Less Than, and Not Equal Flags) in the Auxiliary Area.


Note CPSL(115) treats the data in $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ as double signed binary data which ranges from 80000000 to 7FFF FFFF ( $-2,147,483,648$ to $2,147,483,647$ decimal).

## Arithmetic Flag Status

The following table shows the status of the Arithmetic Flags after execution of CPSL(115). (A status of "---" indicates that the Flag may be ON or OFF.)

| CPSL(115)Result | Flag status |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
|  | $>$ | $>=$ | $\boldsymbol{c}$ |  | $<$ | $<>$ |  |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}>\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | ON | ON | OFF | OFF | OFF | ON |  |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | OFF | ON | ON | ON | OFF | OFF |  |
| $\mathrm{S}_{1}+1, \mathrm{~S}_{1}<\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ | OFF | OFF | OFF | ON | ON | ON |  |

## Using CPSL(115) Results in the Program

When CPSL(115) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls $\operatorname{CPSL}(115)$, as shown in the following diagram. Here, the Equals Flag and output A will be turned $O N$ when $S_{1}+1, S_{1}=$ $\mathrm{S}_{2}+1, \mathrm{~S}_{2}$.

Correct Use of CPSL(115)


## Using CPSL(115) Results in the Program

Do not program another instruction between CPSL(115) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag. In this case, the results of instruction B might change the results of CPSL(115).

Incorrect Use of CPSL(115)


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Greater Than Flag | $>$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}>\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Greater Than or Equal Flag | $>=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \geq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Equal Flag | $=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Not Equal Flag | $<>$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \neq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Less Than Flag | $<$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}<\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases. |
| Less Than or Equal Flag | $<=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \leq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. <br> OFF in all other cases.. |

## Precautions

## Example



## 3-6-6 MULTIPLE COMPARE: MCMP(019)

Compares 16 consecutive words with another 16 consecutive words and turns ON the corresponding bit in the result word where the contents of the words are not equal.

## Ladder Symbol

| $M C M P(019)$ |
| :---: |
| $S_{1}$ |
| $S_{2}$ |
| $R$ |

S1: First word of set 1
S2: First word of set 2
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | MCMP(019) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ M C M P(019)$ |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

## Operands

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## $S_{1}$ : First word of set 1

Specifies the beginning of the first 16 -word range. $S_{1}$ and $S_{1}+15$ must be in the same data area.

## $\mathrm{S}_{2}$ : First word of set 2

Specifies the beginning of the second 16 -word range. $\mathrm{S}_{2}$ and $\mathrm{S}_{2}+15$ must be in the same data area.

## R: Result word

Each bit of R contains the result of a comparison between two words in the 16 -word sets. Bit $n$ of $R(n=00$ to 15) contains the result of the comparison between words $\mathrm{S}_{1}+\mathrm{n}$ and $\mathrm{S}_{2}+\mathrm{n}$.


## Operand Specifications

| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |  |
| :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6128 |  |  |
| Work Area | W000 to W240 | CIO 0000 to <br> CIO 6143 |  |
| Auxiliary Bit Area | A000 to A944 | W000 to W255 |  |
| Timer Area | T0000 to T0240 | A448 to A959 |  |
| Counter Area | C0000 to C0240 | T0000 to T0255 |  |
| DM Area | D00000 to D32752 | C0000 to C0255 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 | D00000 to <br> D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | DR0 to DR15 |  |
| Data Resisters | --- |  |  |


| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 |  |  |
|  | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

$\operatorname{MCMP}(019)$ compares the contents of the 16 words $S_{1}$ through $S_{1}+15$ to the contents of the 16 words $S_{2}$ through $S_{2}+15$, and turns $O N$ the corresponding bit in word $R$ when the contents are not equal.
The content of $S_{1}$ is compared to the content of $S_{2}$, the content of $S_{1}+1$ to the content of $S_{2}+1, \ldots$, and the content of $S_{1}+15$ to the content of $S_{2}+15$. Bit $n$ of $R$ is turned OFF if the content of $S_{1}+n$ is equal to the content of $S_{2}+n$; bit $n$ of $R$ is turned $O N$ if the contents are not equal. If the contents of all 16 pairs of words are the same, the Equals Flag will turn ON after the instruction has been executed.


## Flags

## Example

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result word is 0000. <br> (The two 16-word sets contain the same data.) <br> OFF in all other cases. |

When CIO 0000.00 is ON in the following example, $\mathrm{MCMP}(019)$ compares words D00100 through D00115 in order to words D00200 through D00215 and turns ON the corresponding bits in D00300 when the words are not equal.


## 3-6-7 TABLE COMPARE: TCMP(085)

Purpose

Ladder Symbol

## Variations

Applicable Program Areas

## Operands

S: Source data
T: First word of table
R: Result word

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Compares the source data to the contents of 16 consecutive words and turns ON the corresponding bit in the result word when the contents of the words are equal.


| Variations | Executed Each Cycle for ON Condition | TCMP(085) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @TCMP(085) |
|  | Executed Once for Downward Differentiation | Not supported |

## T: First word of table

Specifies the beginning of the 16 -word table. $T$ and $T+15$ must be in the same data area.

## R: Result word

Each bit of R contains the result of a comparison between S and a word in the 16 -word table. Bit $n$ of $R(n=00$ to 15) contains the result of the comparison between S and $\mathrm{T}+\mathrm{n}$.

| T | Comparison data 0 |
| :---: | :---: |
| T+1 | Comparison data 1 |
| to | to |
| T+15 | Comparison data 15 |



## Operand Specifications

| Area | S | T | R |
| :---: | :---: | :---: | :---: |
| CIO Area | $\begin{aligned} & \mathrm{CIO} 0000 \text { to } \\ & \text { CIO } 6143 \end{aligned}$ | $\begin{aligned} & \text { CIO } 0000 \text { to } \\ & \text { CIO } 6128 \end{aligned}$ | $\begin{aligned} & \text { CIO } 0000 \text { to } \\ & \text { CIO } 6143 \end{aligned}$ |
| Work Area | W000 to W255 | W000 to W240 | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 | A000 to A944 | A448 to A959 |
| Timer Area | T0000 to T0255 | T0000 to T0240 | T0000 to T0255 |
| Counter Area | C0000 to C0255 | C0000 to C0240 | C0000 to C0255 |
| DM Area | $\begin{aligned} & \text { D00000 to } \\ & \text { D32767 } \end{aligned}$ | $\begin{aligned} & \text { D00000 to } \\ & \text { D32752 } \end{aligned}$ | $\begin{aligned} & \hline \text { D00000 to } \\ & \text { D32767 } \end{aligned}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | --- |  |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \text {,IR0 to ,IR15 } \\ & -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & , \text { IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |  |

## Description

TCMP(085) compares the source data (S) to each of the 16 words T through $\mathrm{T}+15$ and turns ON the corresponding bit in word R when the data are equal. Bit $n$ of $R$ is turned ON if the content of $T+n$ is equal to $S$ and it is turned OFF if they are not equal.
$S$ is compared to the content of $T$ and bit 00 of $R$ is turned $O N$ if they are equal or OFF if they are not equal, S is compared to the content of $\mathrm{T}+1$ and bit 01 of $R$ is turned ON if they are equal or OFF if they are not equal, ..., and $S$ is compared to the content of $\mathrm{T}+15$ and bit 15 of R is turned ON if they are equal or OFF if they are not equal.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result word is 0000. <br> (None of the 16 words in the table equals S.) <br> OFF in all other cases. |

## Example



When CIO 0000.00 is ON in the following example, $\operatorname{TCMP}(085)$ compares the content of D00100 with the contents of words D00200 through D00215 and turns ON the corresponding bits in D00300 when the contents are equal or OFF when the contents are not equal.


## 3-6-8 BLOCK COMPARE: BCMP(068)

## Purpose

Ladder Symbol

S: Source data
B: First word of block
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | BCMP(068) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{BCMP}(068)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## Operand Specifications

## Description

## B: First word of block

Specifies the beginning of a 32 -word block (16 lower/upper limit pairs). B and $B+31$ must be in the same data area.

## R: Result word

Each bit of $R$ contains the result of a comparison between $S$ and one of the 16 ranges defined the 32-word block. Bit $n$ of $R(n=00$ to 15) contains the result of the comparison between $S$ and the $\mathrm{n}^{\text {th }}$ pair of words.


| Area | S | B | R |
| :---: | :---: | :---: | :---: |
| CIO Area | $\begin{array}{\|l} \hline \text { CIO } 0000 \text { to } \\ \text { CIO } 6143 \end{array}$ | CIO 0000 to CIO 6112 | $\begin{array}{\|l} \hline \text { CIO } 0000 \text { to } \\ \text { CIO } 6143 \end{array}$ |
| Work Area | W000 to W255 | W0000 to W224 | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 | A000 to A928 | A448 to A959 |
| Timer Area | T0000 to T0255 | T0000 to T0224 | T0000 to T0255 |
| Counter Area | C0000 to C0255 | C0000 to CO224 | C0000 to C0255 |
| DM Area | D00000 to D32767 | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32736 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | --- |  |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

$\operatorname{BCMP}(068)$ compares the source data $(S)$ to the 16 ranges defined by pairs of lower and upper limit values in B through B+31. The first word in each pair $(B+2 n)$ provides the lower limit and the second word $(B+2 n+1)$ provides the upper limit of range $n$ ( $n=0$ to 15). If $S$ is within any of these ranges (inclusive of the upper and lower limits), the corresponding bit in R is turned ON . The rest of the bits in R will be turned OFF.

| B | $\leq \mathrm{S} \leq$ | B+1 | Bit 00 of R |
| :---: | :---: | :---: | :---: |
| B+2 | $\leq \mathrm{S} \leq$ | B+3 | Bit 01 of R |
| B+4 | $\leq \mathrm{S} \leq$ | B+5 | Bit 02 of R |
| B+6 | $\leq \mathrm{S} \leq$ | B+7 | Bit 03 of R |
| B+8 | $\leq \mathrm{S} \leq$ | B+9 | Bit 04 of R |
| B+10 | $\leq \mathrm{S} \leq$ | B+11 | Bit 05 of R |
| B+12 | $\leq \mathrm{S} \leq$ | B+13 | Bit 06 of R |
| B+14 | $\leq \mathrm{S} \leq$ | B+15 | Bit 07 of R |


| $B+16$ | $\leq \mathrm{S} \leq$ | $B+17$ | Bit 08 of R |
| :---: | :---: | :---: | :---: |
| $B+18$ | $\leq \mathrm{S} \leq$ | $B+19$ | Bit 09 of R |
| $B+20$ | $\leq \mathrm{S} \leq$ | $B+21$ | Bit 10 of R |
| $B+22$ | $\leq \mathrm{S} \leq$ | $B+23$ | Bit 11 of R |
| $B+24$ | $\leq \mathrm{S} \leq$ | $B+25$ | Bit 12 of R |
| $B+26$ | $\leq \mathrm{S} \leq$ | $B+27$ | Bit 13 of R |
| $B+28$ | $\leq \mathrm{S} \leq$ | $B+29$ | Bit 14 of R |
| $B+30$ | $\leq \mathrm{S} \leq$ | $B+31$ | Bit 15 of R |

For example, bit 00 of $R$ is turned $O N$ if $S$ is within the first range ( $B \leq S \leq$ $B+1$ ), bit 01 of $R$ is turned $O N$ if $S$ is within the second range ( $B+2 \leq S \leq B+3$ ), ..., and bit 15 of $R$ is turned $O N$ if $S$ is within the fifteenth range ( $B+30 \leq S \leq$ $B+31$ ). All other bits in $R$ are turned OFF.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result word is 0000. <br> (S is not within any of the 16 ranges.) <br> OFF in all other cases. |

## Precautions

## Example

An error will not occur if the lower limit is greater than the upper limit, but 0 (not within the range) will be output to the corresponding bit of R.

When CIO 0000.00 is ON in the following example, $\mathrm{BCMP}(068)$ compares the content of D00100 with the 16 ranges defined in D00200 through D00231 and turns ON the corresponding bits in D00300 when S is within the range or OFF when $S$ is not within the range.


S: D00100



## 3-6-9 EXPANDED BLOCK COMPARE: BCMP2(502)

## Purpose

## Ladder Symbol



S: Source data
B: First word of block
R: First result word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## B: First word of block

Specifies the beginning of a comparison block containing up to 513 words including up to 256 lower/upper limit pairs). All words must be in the same data area.


## R: First result word

Each bit of each $R$ word contains the result of a comparison between $S$ and one of the ranges defined by the comparison block. The maximum number of result words is 16, i.e., m equals 0 to 15.


## Operand Specifications

| Area | S | B | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | --- |  |
| Data Resisters | DR0 to DR15 | --- |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++)$,-(--) \text { IR0 to },-(--) \text { IR15 }$ |  |  |

## Description

BCMP2(502) compares the source data ( S ) to the ranges defined by pairs of lower and upper limit values in the comparison block. If $S$ is within any of these ranges (inclusive of the upper and lower limits), the corresponding bits in the result words ( R to $\mathrm{R}+15$ max.) are turned ON . The rest of the bits in R will be turned OFF.
The number of ranges is determined by the value $N$ set in the lower byte of $B$. N can be between 0 and 255 . The upper byte of B must be 00 hex.


## Number of Ranges

The number of ranges in the comparison block is set in the first word of the block. Up to 256 ranges can be set.

## Setting Ranges

The values $A$ and $B$ for each range will determine how the comparison operates depending on which value is larger, as shown below.


## Example

When Value $\mathrm{A} \leq$ Value B
If $\mathrm{B}+1 \leq \mathrm{S} \leq \mathrm{B}+2$, then bit 0 of R will turn ON ,
If $\mathrm{B}+3 \leq \mathrm{S} \leq \mathrm{B}+4$, then bit 1 of R will turn ON ,
If $S<B+5$ and $B+6<S$, then bit 2 of $R$ will turn OFF, and If $S<B+7$ and $B+8<S$, then bit 3 of $R$ will turn OFF.

If Value $A>$ Value $B$
Then, Comparison range $\leq$ Value $B$ and Value $A \leq$ Comparison range
$\xrightarrow[\begin{array}{l}\text { Comparison } \\ \text { range }\end{array}]{\xrightarrow{\text { Value } B}}$

## Example

When Value $\mathrm{A}>$ Value B
If $S \leq B+2$ and $B+1 \leq S$, then bit 0 of $R$ will turn $O N$,
If $S \leq B+4$ and $B+3 \leq S$, then bit 1 of $R$ will turn $O N$,
If $B+6<S<B+5$, then bit 2 of $R$ will turn OFF, and
If $B+8<S<B+7$, then bit 3 of $R$ will turn OFF.
Results Storage Location
The results are output to corresponding bits in word R. If there are more than 16 comparison ranges, consecutive words following $R$ will be used. The maximum number of result words is 16, i.e., m equals 0 to 15.


## Flags

## Example

| Name | Label |  | Operation |
| :--- | :--- | :--- | :--- |
| Error Flag | ER | OFF |  |

When CIO 0000.00 is ON in the following example, BCMP2(502) compares the content of CIO 0010 with the 24 ranges defined in D00200 through D00247 ( $\mathrm{N}=17$ hex $=23$ decimal, i.e., 24 ranges) and turns ON the corresponding bits in CIO 0100 and CIO 0101 when S is within the range and OFF when S is not within the range. For example, if the source data in CIO 0010 is in the range defined by D00201 and D00202, then bit 00 of CIO 0100 is turned ON and if it in not in the range, then bit 00 of CIO 0100 is turned OFF. Likewise, the source data in CIO 0010 is compared to the ranges defined by D00203 and D00204, D00247 and D00248, and the other words in the comparison block, and bit 1 in CIO 0100 , bit 7 in CIO 0101 , and the other bits in the result words are manipulated according to the results of comparison.


## 3-6-10 AREA RANGE COMPARE: ZCP(088)

Compares a 16 -bit unsigned binary value (CD) with the range defined by lower limit LL and upper limit UL. The results are output to the Arithmetic Flags.

## Ladder Symbol



CD: Comparison Data
LL: Lower limit of range
UL: Upper limit of range

## Variations

| Variations | Executed Each Cycle for ON Condition | ZCP(088) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

## Description

| Area | CD | LL |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in <br> BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF <br> (binary) |  |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using <br> Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |

ZCP(088) compares the 16 -bit unsigned binary data in CD with the range defined by LL and UL and outputs the result to the Greater Than, Equals, and Less Than Flags in the Auxiliary Area. (The Less Than or Equal, Greater Than or Equal, and Not Equal Flags are left unchanged.)

## Arithmetic Flag Status

The following table shows the status of the Arithmetic Flags after execution of ZCP(088).

| ZCP(088)Result | Flag status |  |  |
| :--- | :--- | :--- | :--- |
|  | $>$ | $=$ | $<$ |
| $\mathrm{CD}>\mathrm{UL}$ | ON | OFF | OFF |
| $\mathrm{CD}=\mathrm{UL}$ | OFF | ON |  |
| $\mathrm{LL}<\mathrm{CD}<\mathrm{UL}$ |  |  |  |
| $\mathrm{CD}=\mathrm{LL}$ |  |  |  |
| $\mathrm{CD}<\mathrm{LL}$ |  | OFF | ON |

## Using ZCP(088) Results in the Program

When ZCP(088) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls $\mathrm{ZCP}(088)$, as shown in the following diagram. In this case, the Equals Flag and output A will be turned ON when $\mathrm{LL} \leq \mathrm{CD} \leq \mathrm{UL}$.

Correct Use of ZCP(088)


Do not program another instruction between ZCP(088) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag. In this case, the results of instruction B might change the results of $\mathrm{ZCP}(088)$.


## Flags

| Name | Label |  |
| :--- | :--- | :--- |
| Error Flag | ER | ON if LL > UL. Operation |
| Greater Than Flag | $>$ | ON if CD $>$ UL. <br> OFF in all other cases. |
| Greater Than or Equal Flag | $>=$ | Left unchanged. |
| Equal Flag | $=$ | ON if LL $\leq$ CD $\leq$ UL. <br> OFF in all other cases. |
| Not Equal Flag | $<>$ | Left unchanged. |
| Less Than Flag | $<$ | ON if CD $<$ LL. <br> OFF in all other cases. |
| Less Than or Equal Flag | $<=$ | Left unchanged. |
| Negative Flag | N | Left unchanged. |

## Precautions

Do not program another instruction between $\mathrm{ZCP}(088)$ and an input condition that accesses the result of $\mathrm{ZCP}(088)$ because the other instruction might change the status of the Arithmetic Flags.

When CIO 0000.00 is ON in the following example, the 16-bit unsigned binary data in D00000 is compared to the range 0005 to 001F hex ( 5 to 31 decimal) and the result is output to the Arithmetic Flags.
CIO 0020.00 is turned ON if 0005 hex $\leq$ content of D00000 $\leq 001 \mathrm{~F}$ hex.
CIO 0020.01 is turned ON if the content of D00000 $>001$ F hex.
CIO 0020.02 is turned ON if the content of D00000 < 0005 hex.


## 3-6-11 DOUBLE AREA RANGE COMPARE: ZCPL(116)

## Purpose

## Ladder Symbol

| $\mathrm{ZCPL}(116)$ |
| :---: |
| CD |
| LL |
| UL |

CD: First word of Comparison Data
LL: First word of Lower Limit
UL: First word of Upper Limit

| Variations | Executed Each Cycle for ON Condition | ZCPL(116) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | CD | LL |
| :--- | :--- | :--- |
| UL |  |  |
| ClO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 |  |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in <br> binary | @ D00000 to @ D32767 |  |


| Area | CD | LL |
| :--- | :--- | :--- |
| Indirect DM addresses in <br> BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF <br> (binary) |  |
| Data Resisters | --- |  |
| Index Registers | IR0 to IR15 |  |
| Indirect addressing using <br> Index Registers | IR0 to ,IR15 <br>  <br>  <br>  <br>  <br>  <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

ZCPL(116) compares the 32-bit unsigned binary data in CD+1, CD with the range defined by $\mathrm{LL}+1, \mathrm{LL}$ and $\mathrm{UL}+1, \mathrm{UL}$ and outputs the result to the Greater Than, Equals, and Less Than Flags in the Auxiliary Area. (The Less Than or Equal, Greater Than or Equal, and Not Equal Flags are left unchanged.)

## Arithmetic Flag Status

The following table shows the status of the Arithmetic Flags after execution of ZCPL(116).

| ZCPL(116) result | Flag status |  |  |
| :---: | :---: | :---: | :---: |
|  | > | = | < |
| CD+1, CD > UL+1, UL | ON | OFF | OFF |
| $C D+1, C D=U L+1, U L$ | OFF | ON |  |
| LL+1, LL < CD+1, CD < UL+1, UL |  |  |  |
| CD+1, CD = LL+1, LL |  |  |  |
| $C D+1, C D<L L+1, L L$ |  | OFF | ON |

## Using ZCPL(116) Results in the Program

When ZCPL(116) is executed, the result is reflected in the Arithmetic Flags. Control the desired output or right-hand instruction with a branch from the same input condition that controls ZCPL(116).
Do not program another instruction between ZCPL(116) and the instruction controlled by the Arithmetic Flag because the other instruction might change the status of the Arithmetic Flag.
The operation of ZCPL(116) is almost identical to that of ZCP(088) except that ZCPL(116) compares 32-bit values instead of 16-bit values. Refer to 3-6-10 AREA RANGE COMPARE: ZCP(088) for diagrams showing how to use results in the program and an example program section.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if LL+1, LL $>$ UL+1, UL. |
| Greater Than Flag | $>$ | ON if CD+1, CD $>\mathrm{UL}+1, \mathrm{UL}$. <br> OFF in all other cases. |
| Greater Than or Equal Flag | $>=$ | Left unchanged. |
| Equal Flag | $=$ | ON if LL+1, LL $\leq \mathrm{CD}+1, \mathrm{CD} \leq \mathrm{UL+1}, \mathrm{UL}$. <br> OFF in all other cases. |
| Not Equal Flag | $<>$ | Left unchanged. |
| Less Than Flag | $<$ | ON if CD+1, CD $<\mathrm{LL}+1, \mathrm{LL}$. <br> OFF in all other cases. |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Less Than or Equal Flag | $<=$ | Left unchanged. |
| Negative Flag | N | Left unchanged. |

## Precautions

Do not program another instruction between ZCPL(116) and an input condition that accesses the result of $\mathrm{ZCPL}(116)$ because the other instruction might change the status of the Arithmetic Flags.

## 3-7 Data Movement Instructions

This section describes instructions used to move data in various ways.

| Instruction | Mnemonic | Function <br> code | Page |
| :--- | :--- | :--- | :--- |
| MOVE | MOV | 021 | 199 |
| DOUBLE MOVE | MOVL | 498 | 201 |
| MOVE NOT | MVN | 022 | 200 |
| DOUBLE MOVE NOT | MVNL | 499 | 203 |
| MOVE BIT | MOVB | 082 | 204 |
| MOVE DIGIT | MOVD | 083 | 206 |
| MULTIPLE BIT TRANSFER | XFRB | 062 | 208 |
| BLOCK TRANSFER | XFER | 070 | 211 |
| BLOCK SET | BSET | 071 | 213 |
| DATA EXCHANGE | XCHG | 073 | 215 |
| SINGLE WORD DISTRIBUTE | DIST | 080 | 217 |
| DATA COLLECT | COLL | 081 | 219 |
| DOUBLE DATA EXCHANGE | XCGL | 562 | 216 |
| MOVE TO REGISTER | MOVR | 560 | 221 |
| MOVE TIMER/COUNTER PV | MOVRW | 561 | 222 |
| TO REGISTER |  |  |  |

## 3-7-1 MOVE: MOV(021)

Purpose
Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |  |  |
| :--- | :--- | :--- | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 | A448 to A959 |  |  |
| Work Area | W000 to W255 |  |  |  |
| Auxiliary Bit Area | A000 to A959 | T0000 to T0255 |  |  |
| Timer Area | C0000 to C0255 | D00000 to D32767 |  |  |
| Counter Area | @ D00000 to @ D32767 |  |  |  |
| DM Area | *D00000 to *D32767 |  |  |  |
| Indirect DM addresses <br> in binary | \#0000 to \#FFFF (binary) | --- |  |  |
| Indirect DM addresses <br> in BCD |  |  |  |  |
| Constants |  |  |  |  |

## Description

| Area | S | D |
| :--- | :--- | :--- |
| Data Registers | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing | ,IR0 to ,IR15 |  |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |  |
|  | DR0 to DR15,IR0 to DR0 to DR15,IR15 |  |
|  | , IR0+(++) to ,IR15+(++) |  |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |  |

Transfers $S$ to $D$. If $S$ is a constant, the value can be used for a data setting.


## Flags

Example

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the data being transferred is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if the leftmost bit of the data being transferred is 1. <br> OFF in all other cases. |

When CIO 0000.00 is ON in the following example, the content of CIO 0100 is copied to D00100.

$\mathrm{ClO} 0100 \square \mathrm{DOO100} \square$

## 3-7-2 MOVE NOT: MVN(022)

Purpose
Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | S | D |
| :--- | :--- | :--- |
| ClO Area | CIO 0000 to ClO 6143 |  |
| Work Area | W000 to W255 |  |


| Area | S | D |
| :---: | :---: | :---: |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF (binary) | --- |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047 , IR0 to -2048 to +2047 ,IR15 DR0 to DR15,IR0 to IR15$\begin{aligned} & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |

## Description

MVN(022) inverts the bits in $S$ and transfers the result to $D$. The content of $S$ is left unchanged.


Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the content of $D$ is 0000 after execution. <br> OFF in all other cases. |
| Negative Flag | $N$ | ON if the leftmost bit of $D$ is 1 after execution. <br> OFF in all other cases. |

## Example

When CIO 0000.00 is ON in the following example, the status of the bits in CIO 0100 is inverted and the result is copied to D00100.


## 3-7-3 DOUBLE MOVE: MOVL(498)

Purpose
Transfers two words of data to the specified words.

## Ladder Symbol



S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | MOVL(498) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @MOVL(498) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

## Description

| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | IR0 to IR15 |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \text {,IR0 to ,IR15 } \\ & -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & , \text { IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |

MOVL(498) transfers $\mathrm{S}+1$ and S to $\mathrm{D}+1$ and D . If $\mathrm{S}+1$ and S are constants, the value can be used for a data setting.


Bit status not changed.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the contents of $\mathrm{D}+1$ and D are 00000000 after exe- <br> cution. <br> OFF in all other cases. |
| Negative Flag | N | ON if the leftmost bit of $\mathrm{D}+1$ is 1 after execution. <br> OFF in all other cases. |

## Example

When CIO 0000.00 is ON in the following example, the content of D00101 and D00100 are copied to D00201 and D00200.


## 3-7-4 DOUBLE MOVE NOT: MVNL(499)

Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | MVNL(499) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ MVNL(499) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| 俍 | Area | S | D |
| :---: | :---: | :---: | :---: |
|  | CIO Area | CIO 0000 to CIO 6142 |  |
|  | Work Area | W000 to W254 |  |
|  | Auxiliary Bit Area | A000 to A958 | A448 to A958 |
|  | Timer Area | T0000 to T0254 |  |
|  | Counter Area | C0000 to C0254 |  |
|  | DM Area | D00000 to D32766 |  |
|  | Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
|  | $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in } B C D \end{aligned}$ | *D00000 to *D32767 |  |
|  | Constants | \#0000 0000 to \#FFFF FFFF (binary) |  |
|  | Data Resisters | --- |  |
|  | Index Registers | --- |  |
|  | Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |  |
| Description | MVNL(499) inverts the bits in $\mathrm{S}+1$ and S and transfers the result to $\mathrm{D}+1$ and D. The contents of $S+1$ and $S$ are left unchanged. |  |  |

## Description

Transfers the complement of two words of data to the specified words.


S: First source word

D: First destination word


Flags

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the contents of D+1 and D are 00000000 after exe- <br> cution. <br> OFF in all other cases. |
| Negative Flag | N | ON if the leftmost bit of D+1 is 1 after execution. <br> OFF in all other cases. |

When CIO 0000.00 is ON in the following example, the status of the bits in D00101 and D00100 are inverted and the result is copied to D00201 and D00200. (The original contents of D00101 and D00100 are left unchanged.)


## 3-7-5 MOVE BIT: MOVB(082)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | MOVB(082) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @MOVB(082) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Transfers the specified bit.


S: Source word or data
C: Control word
D: Destination word

## C: Control Word

The rightmost two digits of $C$ indicate which bit of $S$ is the source bit and the leftmost two digits of $C$ indicate which bit of $D$ is the destination bit.


## Operand Specifications

| Area | S | C | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | Specified values only | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline, \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047, \text { IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{array}$ |  |  |

## Description

MOVB(082) copies the specified bit $(\mathrm{n})$ from S to the specified bit ( m ) in D . The other bits in the destination word are left unchanged.


Note The same word can be specified for both S and D to copy a bit within a word.

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the rightmost and leftmost two digits of C are not <br> within the specified range of 00 to $0 F$. <br> OFF in all other cases. |

Examples
When ClO 0000.00 is ON in the following example, the $5^{\text {th }}$ bit of the source word (CIO 0200) is copied to the $12^{\text {th }}$ bit of the destination word (CIO 0100) in accordance with the control word's value of 0 C 05 .


## 3-7-6 MOVE DIGIT: MOVD(083)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Transfers the specified digit or digits. (Each digit is made up of 4 bits.)


| Variations | Executed Each Cycle for ON Condition | MOVD(083) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @MOVD(083) |
|  | Executed Once for Downward Differentiation | Not supported |

## S: Source Word

The source digits are read from right to left, wrapping back to the rightmost digit (digit 0) if necessary.


## C: Control Word

The first three digits of $C$ indicate the first source digit ( m ), the number of digits to transfer ( n ), and the first destination digit ( $\ell$ ), as shown in the following diagram.

C


## D: Destination Word

The destination digits are written from right to left, wrapping back to the rightmost digit (digit 0) if necessary.

## Operand Specifications

| Area | S | C | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | Specified values only | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15$\begin{aligned} & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |  |

## Description

MOVD(083) copies the content of $n$ digits from $S$ (beginning at digit $m$ ) to $D$ (beginning at digit $\ell$ ). Only the specified digits are changed; the rest are left unchanged.
If the number of digits being read or written exceeds the leftmost digit of $S$ or D, MOVD(083) will wrap to the rightmost digit of the same word.


## Flags

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON if one of the first three digits of C is not within the <br> specified range of 0 to 3. <br> OFF in all other cases. |

## Examples



## Four-digit Transfer

When ClO 0000.00 is ON in the following example, four digits of data are copied from CIO 0200 to CIO 0100. The transfer begins with the digit 1 of CIO 0200 and digit 0 or CIO 0100, in accordance with the control word's value of 0031 .


Note After reading the leftmost digit of $S$ (digit 3), MOVD(083) wraps to the rightmost digit (digit 0).

## Examples of $\mathbf{C}$

The following diagram shows examples of data transfers for various values of C.


## 3-7-7 MULTIPLE BIT TRANSFER: XFRB(062)

Purpose
Transfers the specified number of consecutive bits.

## Ladder Symbol

| XFRB(062) |
| :---: |
| $C$ |
| $S$ |
| $D$ |

C: Control word
S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | XFRB(062) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @XFRB(062) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## C: Control Word

The first three digits of $C$ indicate the first source digit ( m ), the number of digits to transfer ( n ), and the first destination digit ( $\ell$ ), as shown in the following diagram.


## S: First Source Word

Specifies the first source word. Bits are read from right to left, continuing with consecutive words (up to $\mathrm{S}+16$ ) when necessary.


Note The source words must be in the same data area.

## D: First Destination Word

Specifies the first destination word. Bits are written from right to left, continuing with consecutive words (up to D+16) when necessary.


Note The destination words must be in the same data area.

## Operand Specifications

| Area | C | S | D |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 | A448 to A959 |  |
| Auxiliary Bit Area | A000 to A959 |  |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |


| Area | C | S | D |
| :--- | :--- | :--- | :--- |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | Specified values <br> only | --- | --- |
| Data Registers | DR0 to DR15 | --- |  |
| Index Registers | --- | , IR0 to ,IR15 |  |
| Indirect addressing <br> using Index Registers <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to 5+(++) <br> ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |  |

## Description

XFRB(062) transfers up to 255 consecutive bits from the source words (beginning with bit $\ell$ of $S$ ) to the destination words (beginning with bit $m$ of $D$ ). Bits in the destination words that are not overwritten by the source bits are left unchanged.
The beginning bits and number of bits are specified in C , as shown in the following diagram.


It is possible for the source words and destination words to overlap. By transferring data overlapping several words, the data can be packed more efficiently in the data area. (This is particularly useful when handling position data for position control.)
Since the source words and destination words can overlap, XFRB(062) can be combined with ANDW(034) to shift $m$ bits by $n$ spaces.

## Flags

## Precautions

## Examples

| Name | Label |  | Operation |
| :--- | :--- | :--- | :--- |
| Error Flag | ER | OFF |  |

Up to 255 bits of data can be transferred per execution of XFRB(062).
Be sure that the source words and destination words do not exceed the end of the data area.

When ClO 0000.00 is ON in the following example, the 20 bits beginning with CIO 020006 are copied to the 20 bits beginning with CIO 030000 .


## 3-7-8 BLOCK TRANSFER: XFER(070)

Purpose
Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Transfers the specified number of consecutive words.


N : Number of words
S: First source word
D: First destination word

| Variations | Executed Each Cycle for ON Condition | XFER(070) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @XFER(070) |
|  | Executed Once for Downward Differentiation | Not supported |

## N: Number of Words

Specifies the number of words to be transferred. The possible range for N is 0000 to FFFF ( 0 to 65,535 decimal).

## S: First Source Word

Specifies the first source word.


## D: First Destination Word

Specifies the first destination word.


| Area | N | S | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) or \&0 to \&65535 |  | --- |
| Data Resisters | DR0 to DR15 | --- |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(- -)IR15 |  |  |

## Description

XFER(070) copies $N$ words beginning with $S(S$ to $S+(N-1))$ to the $N$ words beginning with $\mathrm{D}(\mathrm{D}$ to $\mathrm{D}+(\mathrm{N}-1))$.


It is possible for the source words and destination words to overlap, so XFER(070) can perform word-shift operations.


## Flags

## Precautions

## Example

| Name | Label |  | Operation |
| :---: | :---: | :---: | :---: |
| Error Flag | ER | OFF |  |

Be sure that the source words ( S to $\mathrm{S}+\mathrm{N}-1$ ) and destination words ( D to $\mathrm{D}+\mathrm{N}-1$ ) do not exceed the end of the data area.
Some time will be required to complete XFER(070) when a large number of words is being transferred. In this case, the XFER(070) transfer might not be completed if a power interruption occurs during execution of the instruction.

When CIO 0000.00 is ON in the following example, the 10 words D00100 through D00109 are copied to D00200 through D00209.


## 3-7-9 BLOCK SET: BSET(071)

Purpose

## Ladder Symbol



S: Source word
St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | BSET(071) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @BSET(071) |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## S: Source Word

Specifies the source data or the word containing the source data.

## St: Starting Word

Specifies the first word in the destination range.

## E: End Word

Specifies the last word in the destination range.


Note St and E must be in the same data area.

Operand Specifications

| Area | S | St | E |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | --- |  |
| Data Resisters | DR0 to DR15 | --- |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, ,IR0 to -2048 to +2047, ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) ,-(--)IR0 to , -(--)IR15 |  |  |

## Description

BSET(071) copies the same source word (S) to all of the destination words in the range $S t$ to $E$.


## Flags

## Precautions

## Example

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if St is greater than E. <br> OFF in all other cases. |

Be sure that the starting word (St) and end word (E) are in the same data area and that $\mathrm{St} \leq \mathrm{E}$.
Some time will be required to complete $\operatorname{BSET}(071)$ when the source data is being transferred to a large number of words. In this case, the BSET(071) transfer might not be completed if a power interruption occurs during execution of the instruction.

When ClO 0000.00 is ON in the following example, the source data in D00100 is copied to D00200 through D00209.


## 3-7-10 DATA EXCHANGE: XCHG(073)

Purpose

## Ladder Symbol



E1: First exchange word
E2: Second exchange word

## Variations

| Variations | Executed Each Cycle for ON Condition | XCHG(073) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ X C H G(073)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | E1 | E2 |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A448 to A959 |  |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15 $+(++)$ <br> ,$-(--)$ IR0 to,$-(--)$ IR15 |  |

Description

Flags
Example

XCHG(073) exchanges the contents of E1 and E2.


There are no flags affected by this instruction.
When CIO 0000.00 is ON in the following example, the content of D00100 is exchanged with the content of D00200.


## 3-7-11 DOUBLE DATA EXCHANGE: XCGL(562)

## Purpose

## Ladder Symbol

## Variations

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | E1 | E2 |  |
| :--- | :--- | :--- | :---: |
| ClO Area | ClO 0000 to ClO 6142 |  |  |
| Work Area | W000 to W254 |  |  |
| Auxiliary Bit Area | A448 to A958 |  |  |
| Timer Area | T0000 to T0254 |  |  |
| Counter Area | C0000 to C0254 |  |  |
| DM Area | D00000 to D32766 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | --- |  |
| Data Registers | --- |  |  |


| Area | E1 E2 |
| :---: | :---: |
| Index Registers | IR0 to IR15 |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--) IR0 to , -(- -) IR15 |

## Description

## Flags

## Example

XCHG(073) exchanges the contents of E1+1 and E1 with the contents of E2+1 and E2.


To exchange 3 or more words, use $\operatorname{XFER}(070)$ to transfer the words to a third set of words (a buffer) as shown in the following diagram.


There are no flags affected by this instruction.
When CIO 000000 is ON in the following example, the contents of D00100 and D00101 are exchanged with the contents of D00200 and D00201.


## 3-7-12 SINGLE WORD DISTRIBUTE: DIST(080)

## Purpose

Ladder Symbol

Transfers the source word to a destination word calculated by adding an offset value to the base address.

| DIST(080) |
| :---: |
| S |
| Bs |
| Of |

S: Source word
Bs: Destination base address
Of: Offset

## Variations

| Variations | Executed Each Cycle for ON Condition | DIST(080) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @DIST(080) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## Bs: Destination Base Address

Specifies the destination base address. The offset is added to this address to calculate the destination word.

## Of: Offset

This value is added to the base address to calculate the destination word. The offset can be any value from 0000 to FFFF ( 0 to 65,535 decimal), but Bs and Bs+Of must be in the same data area.


## Operand Specifications

| Area | S | Bs | Of |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 | A000 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | --- | \#0000 to \#FFFF (binary) or \&0 to \&65535 |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15-2048 to +2047 ,IR0 to -2048 to +2047 ,IR15DR0 to DR15, IR0 to DR0 to DR15, IR15, IR0+(++) to ,IR15+(++),$-(--)$ IR0 to,$-(--)$ IR15 |  |  |

## Description

## Flags

## Precautions

## Example

| 0000.00 |  |
| :---: | :---: |
| 11 | DIST |
| S | D00100 |
| Bs | D00200 |
| Of | D00300 |

DIST(080) copies $S$ to the destination word calculated by adding Of to Bs. The same DIST(080) instruction can be used to distribute the source word to various words in the data area by changing the value of Of.


| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the source data is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if the leftmost bit of the source data is 1. <br> OFF in all other cases. |

Be sure that the offset does not exceed the end of the data area, i.e., Bs and Bs+Of are in the same data area.

When CIO 0000.00 is ON in the following example, the contents of D00100 will be copied to D00210 (D00200 + 10) if the contents of D00300 is 10 (000A hexadecimal). The contents of D00100 can be copied to other words by changing the offset in D00300.


## 3-7-13 DATA COLLECT: COLL(081)

## Purpose

Ladder Symbol

Bs: Source base address
Of: Offset
D: Destination word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Operand Specifications

## Description

## Bs: Source Base Address

Specifies the source base address. The offset is added to this address to calculate the source word.

## Of: Offset

This value is added to the base address to calculate the source word. The offset can be any value from 0000 to FFFF ( 0 to 65,535 decimal), but Bs and Bs+Of must be in the same data area.


| Area | Bs | Of | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | \#0000 to \#FFFF (binary) or \&0 to \&65535 | --- |
| Data Resisters | --- | DR0 to DR15 |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |  |

COLL(081) copies the source word (calculated by adding Of to Bs) to the destination word. The same COLL(081) instruction can be used to collect data from various source words in the data area by changing the value of Of.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the source data is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if the leftmost bit of the source data is 1. <br> OFF in all other cases. |

## Precautions

## Example

Be sure that the offset does not exceed the end of the data area, i.e., Bs and $\mathrm{Bs}+\mathrm{Of}$ are in the same data area.

When CIO 0000.00 is ON in the following example, the contents of D00110 (D00100 +10 ) will be copied to D00300 if the content of D00200 is 10 (000A hexadecimal). The contents of other words can be copied to D00300 by changing the offset in D00200.


## 3-7-14 MOVE TO REGISTER: MOVR(560)

Purpose

Ladder Symbol

S: Source (desired word or bit)
D: Destination (Index Register)

## Variations

| Variations | Executed Each Cycle for ON Condition | MOVR(560) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{MOVR}(560)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## D: Destination

The destination must be an Index Register (IR0 to IR15).

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | --- |
| Work Area | W000 to W255 | --- |
| Auxiliary Bit Area | A448 to A959 | --- |


| Area | S |  |
| :--- | :--- | :--- |
| Timer Area | T0000 to T0255 <br> (Completion Flag) | D |
| Counter Area | C0000 to C0255 <br> (Completion Flag) | --- |
| DM Area | D00000 to D32767 | --- |
| Indirect DM addresses <br> in binary | --- |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- | IR0 to IR15 |
| Indirect addressing <br> using Index Registers | --- |  |

## Description

## Flags

Precautions

Example

MOVR(560) finds the PLC memory address (absolute address) of $S$ and writes that address in D (an Index Register).


If a timer or counter is specified in $\mathrm{S}, \operatorname{MOVR}(560)$ will write the PLC memory address of the timer/counter Completion Flag in D. Use MOVRW(561) to write the PLC memory address of the timer/counter PV in D.

There are no flags affected by this instruction.
MOVR(560) cannot set the PLC memory addresses of timer/counter PVs. Use MOVRW(561) to set the PLC memory addresses of timer/counter PVs. If $\operatorname{MOVR}(560)$ is executed for a timer/counter, the PLC memory address of the Completion Flag will be set in the index register.

When CIO 0000.00 is ON in the following example, $\operatorname{MOVR}(560)$ writes the PLC memory address of CIO 0020 to IRO.


## 3-7-15 MOVE TIMER/COUNTER PV TO REGISTER: MOVRW(561)

## Purpose

Sets the PLC memory address of the specified timer or counter's PV in the specified Index Register. (Use MOVR(560) to set the PLC memory address of a word, bit, or timer/counter Completion Flag in an Index Register.)

Ladder Symbol


S: Source (desired TC number)
D: Destination (Index Register)

## Variations

| Variations | Executed Each Cycle for ON Condition | $\operatorname{MOVR}(561)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{MOVR}(561)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Operand Specifications

## Description

D: Destination
The destination must be an Index Register (IR0 to IR15).

| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | --- |  |
| Work Area | --- |  |
| Holding Bit Area | --- |  |
| Auxiliary Bit Area | --- |  |
| Timer Area | T0000 to T0255 (present value) | --- |
| Counter Area | C0000 to C0255 (present value) | --- |
| DM Area | --- |  |
| Indirect DM addresses in binary | --- |  |
| Indirect DM addresses in BCD | --- |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- | IR0 to IR15 |
| Indirect addressing using Index Registers | --- |  |

MOVRW(561) finds the PLC memory address for the PV of the timer or counter specified in S and writes that address in D (an Index Register).


MOVRW(561) will set the PLC memory address of the timer or counter's PV in D. Use MOVR(560) to set the PLC memory address of the timer or counter Completion Flag.

There are no flags affected by this instruction.

Precautions

Example

MOVRW(561) cannot set the PLC memory addresses of data area words, bits, or timer/counter Completion Flags. Use MOVR(560) to set these PLC memory addresses.

When CIO 0000.00 is ON in the following example, MOVRW(561) writes the PLC memory address for the PV of timer T0000 to IR1.


## 3-8 Data Shift Instructions

This section describes instructions used to shift data within or between words, but in differing amounts and directions.

| Instruction | Mnemonic | Function code | Page |
| :---: | :---: | :---: | :---: |
| SHIFT REGISTER | SFT | 010 | 225 |
| REVERSIBLE SHIFT REGISTER | SFTR | 084 | 227 |
| ASYNCHRONOUS SHIFT REGISTER | ASFT | 017 | 230 |
| WORD SHIFT | WSFT | 016 | 232 |
| ARITHMETIC SHIFT LEFT | ASL | 025 | 233 |
| DOUBLE SHIFT LEFT | ASLL | 570 | 235 |
| ARITHMETIC SHIFT RIGHT | ASR | 026 | 236 |
| DOUBLE SHIFT RIGHT | ASRL | 571 | 238 |
| ROTATE LEFT | ROL | 027 | 239 |
| DOUBLE ROTATE LEFT | ROLL | 572 | 241 |
| ROTATE LEFT WITHOUT CARRY | RLNC | 574 | 245 |
| DOUBLE ROTATE LEFT WITHOUT CARRY | RLNL | 576 | 247 |
| ROTATE RIGHT | ROR | 028 | 242 |
| DOUBLE ROTATE RIGHT | RORL | 573 | 244 |
| ROTATE RIGHT WITHOUT CARRY | RRNC | 575 | 248 |
| DOUBLE ROTATE RIGHT WITHOUT CARRY | RRNL | 577 | 250 |
| ONE DIGIT SHIFT LEFT | SLD | 074 | 251 |
| ONE DIGIT SHIFT RIGHT | SRD | 075 | 253 |
| SHIFT N-BITS LEFT | NASL | 580 | 254 |
| DOUBLE SHIFT N-BITS LEFT | NSLL | 582 | 256 |
| SHIFT N-BITS RIGHT | NASR | 581 | 259 |
| DOUBLE SHIFT N-BITS RIGHT | NSRL | 583 | 261 |

## 3-8-1 SHIFT REGISTER: SFT(010)

## Purpose

Ladder Symbol


St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | SFT(010) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

Note St and E must be in the same data area.

## Operand Specifications

## Description

| Area | St |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 | | DR0 to DR15, IR0 to DR0 to DR15, IR15 |
| :--- |

When the execution condition on the shift input changes from OFF to ON, all the data from $S t$ to $E$ is shifted to the left by one bit (from the rightmost bit to the leftmost bit), and the ON/OFF status of the data input is placed in the rightmost bit.


## Flags

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON if the indirect IR address for St and E is not in the CIO, <br> AR, or WR data areas. <br> OFF in all other cases. |

## Precautions

## Examples

The bit data shifted out of the shift register is discarded.
When the reset input turns ON, all bits in the shift register from the rightmost designated word (St) to the leftmost designated word (E) will be reset (i.e., set to 0 ). The reset input takes priority over other inputs.
St must be less than or equal to $E$, but even when $S t$ is set to greater than $E$ an error will not occur and one word of data in St will be shifted.
When St and E are designated indirectly using index registers and the actual addresses in I/O memory are not within memory areas for data, an error will occur and the Error Flag will turn ON.

## Shift Register Exceeding 16 Bits

The following example shows a 48-bit shift register using words CIO 0128 to CIO 0130. A 1-s clock pulse is used so that the contents of CIO 0000.05 is input and shifted into a 3 -word register between ClO 0128.00 and CIO 0130.15 every second.


## 3-8-2 REVERSIBLE SHIFT REGISTER: SFTR(084)

Purpose
Creates a shift register that shifts data to either the right or the left.

## Ladder Symbol



C: Control word
St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | SFTR(084) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SFTR(084) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

C: Control Word


Note St and E must be in the same data area.
Operand Specifications

| Area | C | St | E |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |


| Area | C | St | E |
| :---: | :---: | :---: | :---: |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Resisters | DR0 to DR15 | --- |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when St is greater than E. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into it. <br> OFF when 0 is shifted into it. <br> OFF when reset is set to 1. |

The above shift operations are applicable when the reset bit (bit 15 of $C$ ) is set to OFF.
When reset (bit 15 of C) turns ON, all bits in the shift register, from St to E will be reset (i.e., set to 0 ).
When St is greater than E, an error will be generated and the Error Flag will turn ON.

## Shifting Data

If shift input CIO 0002.14 goes ON when CIO 0000.00 is ON , and the reset bit CIO 0002.15 is OFF, words CIO 0100 through CIO 0102 will shift one bit in the direction designated by ClO 0002.12 (e.g., 1: Left) and the contents of input bit CIO 0002.13 will be input into the rightmost bit, CIO 0100.00 . The contents of CIO 0102.15 will be shifted to the Carry Flag (CY).


## Resetting Data

If CIO 0002.14 is ON when CIO 0000.00 is ON , and the reset bit, CIO 0002.15 , is ON , words CIO 0100 through CIO 0102 and the Carry Flag will be reset to OFF.

## Controlling Data

## Resetting Data

All bits from St to E and the Carry Flag are set to 0 and no other data can be received when the reset input bit (bit 15 of C ) is ON .

$$
\begin{aligned}
& 15 \\
& \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
\end{aligned}
$$

## Shifting Data Left (from Rightmost to Leftmost Bit)

When the shift input bit (bit 14 of C ) is ON , the contents of the input bit (bit 13 of C ) is input to bit 00 of the starting word, and each bit thereafter is shifted one bit to the left. The status of bit 15 of the end word is shifted to the Carry Flag.


## Shifting Data Right (from Leftmost to Rightmost Bit

When the shift input bit (bit 14 of C ) is ON , the contents of the input bit (bit 13 of $C$ ) is input to bit 15 on the end word, and each bit thereafter is shifted one bit to the right. The status of bit 00 of the starting word is shifted to the Carry Flag.


## 3-8-3 ASYNCHRONOUS SHIFT REGISTER: ASFT(017)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | ASFT(017) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ASFT(017) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Shifts all non-zero word data within the specified word range either towards St or toward E , replacing 0000 hex word data.


C: Control word
St: Starting word
E: End word

C: Control Word


Note St and E must be in the same data area.

## Operand Specifications

| Area | C | St | E |
| :--- | :--- | :--- | :--- |
| ClO Area | ClO 0000 to ClO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Resisters | DR0 to DR15 | --- |  |


| Area | C | St | E |
| :--- | :--- | :--- | :--- |
| Index Registers | --- | IR0 to ,IR15 |  |
| Indirect addressing |  |  |  |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

When the Shift Enable Bit (bit 14 of C) is ON, all of the words with non-zero content within the range of words between $S t$ and E will be shifted one word in the direction determined by the Shift Direction Bit (bit 13 of C) whenever the word in the shift direction contains all zeros. If $\operatorname{ASFT}(017)$ is repeated sufficient times, all all-zero words will be replaced by non-zero words. This will result in all the data between St and E being divided into zero and non-zero data.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON when St is greater than E. <br> OFF in all other cases. |

When the Clear Bit (bit 15 of C) goes ON, all bits in the shift register, from St to E, will be reset (i.e., set to 0 ). The Clear Bit has priority over the Shift Enable Bit (bit 14 of C).
When St is greater than E, an error will be generated and the Error Flag will turn ON.

## Shifting Data:

If the Shift Enable Bit, CIO 0002.14 , goes ON when CIO 0000.00 is ON , all words with non-zero data content from CIO 0100 through CIO 0109 will be shifted in the direction designated by the Shift Direction Bit, CIO 0002.13 (e.g., 1: shifted toward St ) if the word to the left of the non-zero data is all zeros.



## 3-8-4 WORD SHIFT: WSFT(016)

## Purpose

## Ladder Symbol

| WSFT(016) |
| :---: |
| $S$ |
| St |
| $E$ |

S: Source word
St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | WSFT(016) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ WSFT(016) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Note St and E must be in the same data area.

## Operand Specifications

| Area | S | St | E |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |


| Area | S | St | E |
| :--- | :--- | :--- | :--- |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF <br> (binary) | --- |  |
| Data Resisters | DR0 to DR15 | --- |  |
| Index Registers | --- | ,IR0 to ,IR15 |  |
| Indirect addressing <br> using Index Registers <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |  |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |  |
| ,IR0+(++) to ,IR15+(++) |  |  |  |
| ,$-(--)$ IR0 to,$-(--)$ IR15 |  |  |  |

## Description

WSFT(016) shifts data from $S t$ to $E$ in word units and the data from the source word $S$ is placed into $S t$. The contents of $E$ is lost.


Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON when St is greater than E. <br> OFF in all other cases. |

## Precautions

## Examples

When St is greater than E, an error will be generated and the Error Flag will turn ON.

Note When large amounts of data are shifted, the instruction execution time is quite long. Be sure that the power is not cut while $\operatorname{WSFT}(016)$ is being executed, causing the shift operation to stop halfway through.

When CIO 0000.00 is ON , data from CIO 0100 through CIO 0102 will be shifted one word toward E. The contents of CIO 0002 will be stored in CIO 0100 and the contents of CIO 0102 will be lost.


## 3-8-5 ARITHMETIC SHIFT LEFT: ASL(025)

## Purpose

Shifts the contents of Wd one bit to the left.
Ladder Symbol


Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | ASL(025) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ ASL(025) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |

## Description

ASL(025) shifts the contents of Wd one bit to the left (from rightmost bit to leftmost bit). " 0 " is placed in the rightmost bit and the data from the leftmost bit is shifted into the Carry Flag (CY).


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When ASL(025) is executed, the Error Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd is 1 as the result of the shift, the Negative Flag will turn ON.

## Examples

When CIO 0000.00 is ON, CIO 0100 will be shifted one bit to the left. " 0 " will be placed in CIO 0100.00 and the contents of CIO 0100.15 will be shifted to the Carry Flag (CY).


## 3-8-6 DOUBLE SHIFT LEFT: ASLL(570)

Purpose
Ladder Symbol


Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | ASLL(570) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ASLL(570) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area |  |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
| , IR0+(++) to ,IR15+(++) |  |
| ,$-(--)$ IR0 to , -(--)IR15 |  |

## Description

ASLL(570) shifts the contents of Wd and $\mathrm{Wd}+1$ one bit to the left (from rightmost bit to leftmost bit). "0" is placed in the rightmost bit of Wd and the contents of the leftmost bit in Wd +1 is shifted into the Carry Flag (CY).


Flags

## Precautions

Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When ASLL(570) is executed, the Error Flag will turn OFF.
If the contents of Wd and $\mathrm{Wd}+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in $\mathrm{Wd}+1$ is 1 as the result of the shift, the Negative Flag will turn ON.

When CIO 0000.00 is ON , word CIO 0100 and CIO 0101 will shift one bit to the left. " 0 " is placed into CIO 0100.00 and the contents of CIO 0100.15 will be shifted to the Carry Flag (CY).


## 3-8-7 ARITHMETIC SHIFT RIGHT: ASR(026)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |

## Description

ASR(026) shifts the contents of Wd one bit to the right (from leftmost bit to rightmost bit). " 0 " will be placed in the leftmost bit and the contents of the rightmost bit will be shifted into the Carry Flag (CY).


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | OFF |

## Precautions

## Examples

When $\operatorname{ASR}(026)$ is executed, the Error Flag and the Negative Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.

When CIO 0000.00 is ON , word CIO 0100 will shift one bit to the right. " 0 " will be placed in CIO 0100.15 and the contents of CIO 0100.00 will be shifted to the Carry Flag (CY).


## 3-8-8 DOUBLE SHIFT RIGHT: ASRL(571)

Purpose
Ladder Symbol


Wd: Word

## Variations

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |

## Description

| Variations | Executed Each Cycle for ON Condition | ASRL(571) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{ASRL}(571)$ |
|  | Executed Once for Downward Differentiation | Not supported |

ASRL(571) shifts the contents of Wd and Wd +1 one bit to the right (from left- most bit to rightmost bit). " 0 " will be placed in the leftmost bit of $\mathrm{Wd}+1$ and the contents of the rightmost bit of Wd will be shifted into the Carry Flag (CY).


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | OFF |

## Precautions

When ASRL (571) is executed, the Error Flag and the Negative Flag will turn OFF.
If the contents of Wd and $\mathrm{Wd}+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.

## Examples

When CIO 0000.00 is ON , word CIO 0100 and CIO 0101 will shift one bit to the right. " 0 " will be placed into CIO 0101.15 and the contents of CIO 0100.00 will be shifted to the Carry Flag (CY).


## 3-8-9 ROTATE LEFT: ROL(027)

## Purpose

Ladder Symbol


Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | ROL(027) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ ROL(027) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to ClO 6143 |
| Work Area | W000 to W 255 |


| Area |  |
| :--- | :--- |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(- -)IR15 |

## Description

ROL(027) shifts all bits of Wd including the Carry Flag (CY) to the left (from rightmost bit to leftmost bit).


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When ROL(027) is executed, the Error Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd is 1 as the result of the shift, the Negative Flag will turn ON.

Note It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

When CIO 0000.00 is ON, word CIO 0100 and the Carry Flag (CY) will shift one bit to the left. The contents of CIO 0100.15 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 0100.00.


## 3-8-10 DOUBLE ROTATE LEFT: ROLL(572)

Purpose
Ladder Symbol

| Variations | Executed Each Cycle for ON Condition | ROLL(572) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ ROLL(572) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |

## Description

Shifts all Wd and $\mathrm{Wd}+1$ bits one bit to the left including the Carry Flag (CY).


Wd: Word

## Variations

ROLL(572) shifts all bits of Wd and $\mathrm{Wd}+1$ including the Carry Flag (CY) to the left (from rightmost bit to leftmost bit).

## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |



When ROLL(572) is executed, the Error Flag will turn OFF.
If the contents of Wd and $\mathrm{Wd}+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in $\mathrm{Wd}+1$ is 1 as the result of the shift, the Negative Flag will turn ON.

Note It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

When CIO 0000.00 is ON , word $\mathrm{CIO} 0100, \mathrm{CIO} 0101$ and the Carry Flag (CY) will shift one bit to the left. The contents of CIO 0101.15 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 0100.00.


## 3-8-11 ROTATE RIGHT: ROR(028)

## Purpose

Ladder Symbol


Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | ROR(028) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ R O R(028)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area |  |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 to +2047 ,IR15 |

## Description

ROR(028) shifts all bits of Wd including the Carry Flag (CY) to the right (from leftmost bit to rightmost bit).


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When ROR(028) is executed, the Error Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd is 1 as the result of the shift, the Negative Flag will turn ON.

Note It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

## Examples

When ClO 0000.00 is ON , word CIO 0100 and the Carry Flag (CY) will shift one bit to the right. The contents of CIO 0100.00 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 0100.15.


## 3-8-12 DOUBLE ROTATE RIGHT: RORL(573)

Purpose

## Ladder Symbol

Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, ,IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(- -)IR15 |

## Description

RORL(573) shifts all bits of Wd and $\mathrm{Wd}+1$ including the Carry Flag (CY) to the right (from leftmost bit to rightmost bit).


## Flags

Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When RORL(573) is executed, the Error Flag will turn OFF.
If the contents of $W d$ and $W d+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd +1 is 1 as the result of the shift, the Negative Flag will turn ON.

Note It is possible to set the Carry Flag contents to 1 or 0 immediately before executing this instruction, by using the Set Carry (STC(040)) or Clear Carry (CLC(041)) instructions.

When CIO 0000.00 is ON , word $\mathrm{CIO} 0100, \mathrm{CIO} 0101$ and the Carry Flag (CY) will shift one bit to the right. The contents of CIO 0100.00 will be shifted to the Carry Flag (CY) and the Carry Flag contents will be shifted to CIO 0101.15.


## 3-8-13 ROTATE LEFT WITHOUT CARRY: RLNC(574)

Purpose
Ladder Symbol

Shifts all Wd bits one bit to the left not including the Carry Flag (CY).


Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | RLNC(574) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ R L N C(574)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

## Description

## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When RLNC(574) is executed, the Error Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd is 1 as the result of the shift, the Negative Flag will turn ON.

When CIO 0000.00 is ON , word CIO 0100 will shift one bit to the left (excluding the Carry Flag (CY)). The contents of CIO 0100.15 will be shifted to CIO 0100.00.


Cr


## 3-8-14 DOUBLE ROTATE LEFT WITHOUT CARRY: RLNL(576)

Purpose

## Ladder Symbol



Wd: Word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Operand Specifications | Area | Wd |
| :---: | :---: | :---: |
|  | CIO Area | CIO 0000 to ClO 6142 |
|  | Work Area | W000 to W254 |
|  | Auxiliary Bit Area | A448 to A958 |
|  | Timer Area | T0000 to T0254 |
|  | Counter Area | C0000 to C0254 |
|  | DM Area | D00000 to D32766 |
|  | Indirect DM addresses in binary | @ D00000 to @ D32767 |
|  | Indirect DM addresses in BCD | *D00000 to *D32767 |
|  | Constants | --- |
|  | Data Resisters | --- |
|  | Index Registers | --- |
|  | Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |
| Description | RLNL(576) shifts all b most bit). The conten bit of Wd, and to the | of Wd and $\mathrm{Wd}+1$ to the left (from rightmo of the leftmost bit of $\mathrm{Wd}+1$ is shifted to th arry Flag (CY). |

## Description

Shifts all Wd and $\mathrm{Wd}+1$ bits one bit to the left not including the Carry Flag (CY).

| Variations | Executed Each Cycle for ON Condition | RLNL(576) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ R L N L(576)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

## Precautions

## Examples

When RLNL(576) is executed, the Error Flag will turn OFF.
If the contents of Wd and $\mathrm{Wd}+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in $\mathrm{Wd}+1$ is 1 as the result of the shift, the Negative Flag will turn ON.

When CIO 0000.00 is ON , word CIO 0100 and CIO 0101 will shift one bit to the left (excluding the Carry Flag (CY)). The contents of CIO 0101.15 will be shifted to CIO 0100.00.


## 3-8-15 ROTATE RIGHT WITHOUT CARRY: RRNC(575)

Purpose

## Ladder Symbol



Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | RRNC(575) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @RRNC(575) |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area |  |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
| , IR0+(++) to ,IR15+(++) |  |
| ,$-(--)$ IR0 to , -(--)IR15 |  |

## Description

RRNC(575) shifts all bits of Wd to the right (from leftmost bit to rightmost bit) not including the Carry Flag (CY).


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

When RRNC(575) is executed, the Error Flag will turn OFF.
If the contents of Wd is 0000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in Wd is 1 as the result of the shift, the Negative Flag will turn ON.

## Examples

When CIO 0000.00 is ON , word CIO 0100 will shift one bit to the right (excluding the Carry Flag (CY)). The contents of CIO 0100.00 will be shifted to CIO 0100.15.


## 3-8-16 DOUBLE ROTATE RIGHT WITHOUT CARRY: RRNL(577)

## Purpose

## Ladder Symbol



Wd: Word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area |  |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |


| Area | Wd |
| :--- | :--- |
| Index Registers | --- |
| Indirect addressing | ,IR0 to ,IR15 |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |
|  | , IR0+(++) to ,IR15+(++) |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |

## Description

RRNL(577) shifts all bits of Wd and $\mathrm{Wd}+1$ to the right (from leftmost bit to rightmost bit) not including the Carry Flag (CY).


Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the shift result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as the result of the shift. <br> OFF in all other cases. |

## Precautions

## Examples

When RRNL(577) is executed, the Error Flag will turn OFF.
If the contents of Wd and $\mathrm{Wd}+1$ is 00000000 as the result of the shift, the Equals Flag will turn ON.
If the contents of the leftmost bit in $\mathrm{Wd}+1$ is 1 as the result of the shift, the Negative Flag will turn ON.

When CIO 0000.00 is ON , words CIO 0100 and CIO 0101 will shift one bit to the right, (excluding the Carry Flag (CY)). The contents of CIO 0100.00 will be shifted to CIO 0101.15.

 011010 | $\mid$

## 3-8-17 ONE DIGIT SHIFT LEFT: SLD(074)

Purpose
Ladder Symbol
Shifts data by one digit (4 bits) to the left.


St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | SLD(074) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SLD(074) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Note St and E must be in the same data area.

## Operand Specifications

| Area | St |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | -- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15 to +2047, IR15 ,IR15 <br> , IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |

## Description

SLD(074) shifts data between St and E by one digit (4 bits) to the left. " 0 " is placed in the rightmost digit (bits 3 to 0 of St ), and the content of the leftmost digit (bits 15 to 12 of $E$ ) is lost.


## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON when St is greater than E. <br> OFF in all other cases. |

## Precautions

## Examples

When St is greater than E, an error will be generated and the Error Flag will turn ON.

Note When large amounts of data are shifted, the instruction execution time is quite long. Be sure that the power is not cut while $\operatorname{SLD}(074)$ is being executed, causing the shift operation to stop halfway through.

When CIO 0000.00 is ON , words CIO 0100 through CIO 0102 will shift by one digit ( 4 bits) to the left. A zero will be placed in bits 0 to 3 of word CIO 0100 and the contents of bits 12 to 15 of CIO 0102 will be lost.


## 3-8-18 ONE DIGIT SHIFT RIGHT: SRD(075)

Purpose
Ladder Symbol


St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | SRD(075) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ SRD(075) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Note St and E must be in the same data area.

## Operand Specifications

| Area | St E |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 or ,IR1 } \\ -2048 \text { to }+2047 \text {,IR0 or }-2048 \text { to }+2047 \text {,IR1 } \\ \text {,IR0+(++) or ,IR1 }+(++) \\ ,-(--) \text { IR0 or, }-(--) \text { IR1 } \end{array}$ |

## Description

$\operatorname{SRD}(075)$ shifts data between $S t$ and E by one digit (4 bits) to the right. " 0 " is placed in the leftmost digit (bits 15 to 12 of E ), and the content of the rightmost digit (bits 3 to 0 of St ) is lost.


## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON when St is greater than E. <br> OFF in all other cases. |

## Precautions

Examples
When St is greater than E, an error will be generated and the Error Flag will turn ON.

Note When large amounts of data are shifted, the instruction execution time is quite long. Always take care that the power is not cut while SRD(075) is being executed, causing the shift operation to stop halfway through.

When CIO 0000.00 is ON , words CIO 0100 through CIO 0102 will shift by one digit ( 4 bits) to the right. A zero will be placed in bits 12 to 15 of CIO 0102 and the contents of bits 0 to 3 of word CIO 0100 will be lost.


## 3-8-19 SHIFT N-BITS LEFT: NASL(580)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

Shifts the specified 16 bits of word data to the left by the specified number of bits.


D: Shift word
C: Control word

| Variations | Executed Each Cycle for ON Condition | NASL(580) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @NASL(580) |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## C: Control Word



## Operand Specifications

| Area | D | C |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A000 to A959 |
| Auxiliary Bit Area | A448 to A959 | T0000 to T0255 |
| Timer Area | C0000 to C0255 |  |
| Counter Area | D00000 to D32767 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants | --- |  |
| Data Registers to DR15 |  |  |
| Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| Indirect addressing <br> using Index Registers <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |

## Description

NASL(580) shifts D (the shift word) by the specified number of binary bits (specified in C) to the left (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when the control word C (the number of bits to shift) is <br> not within range. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the shift result is 0. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as a result of the shift. <br> OFF in all other cases. |

For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is lost.
When the number of bits to shift (specified in C ) is " 0 ," the data will not be shifted. The appropriate flags will turn ON and OFF, however, according to data in the specified word.

When the contents of the control word C is out of range, an error will be generated and the Error Flag will turn ON.
If as a result of the shift the contents of $D$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the shift the contents of the leftmost bit of $D$ is 1 , the Negative Flag will turn ON.

## Examples

When CIO 000000 is ON , The contents of CIO 0100 is shifted 10 bits to the left (from the rightmost bit to the leftmost bit). The number of bits to shift is specified in bits 0 to 7 of word CIO 0300 (control data). The contents of bit 0 of CIO 0100 is copied into bits from which data was shifted and the contents of the rightmost bit which was shifted out of range is shifted into the Carry Flag (CY). All other data is lost.


## 3-8-20 DOUBLE SHIFT N-BITS LEFT: NSLL(582)

Ladder Symbol

Shifts the specified 32 bits of word data to the left by the specified number of bits.


D: Shift word
C: Control word

## Variations

| Variations | Executed Each Cycle for ON Condition | NSLL(582) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ NSLL(582) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

C: Control Word


## Operand Specifications

## Description

| Area | D | C |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to CIO 6143 |
| Work Area | W000 to W254 | W000 to W255 |
| Auxiliary Bit Area | A448 to A958 | A000 to A959 |
| Timer Area | T0000 to T0254 | T0000 to T0255 |
| Counter Area | C0000 to C0254 | C0000 to C0255 |
| DM Area | D00000 to D32766 | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- | DR0 to DR15 |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> $, I R 0+(++) ~ t o ~, I R 15+(++) ~$ |  |

NSLL(582) shifts D and D+1 (the shift words) by the specified number of binary bits (specified in C) to the left (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when the control word C (the number of bits to shift) is <br> not within range. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the shift result is 0. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as a result of the shift. <br> OFF in all other cases. |

For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is lost.
When the number of bits to shift (specified in C ) is " 0 ," the data will not be shifted. The appropriate flags will turn ON and OFF, however, according to data in the specified word.
When the contents of the control word C are out of range, an error will be generated and the Error Flag will turn ON.
If as a result of the shift the contents of $D$ is 0000 , the Equals Flag will turn ON.
If as a result of the shift the contents of the leftmost bit of $D, D+1$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is $\mathrm{ON}, \mathrm{CIO} 0100$ and CIO 0101 will be shifted to the left (from the rightmost bit to the leftmost bit) by 10 bits. The number of bits to shift is specified in bits 0 to 7 of word CIO 0300 (control data). The contents of bit 0 of ClO 0100 is copied into bits from which data was shifted and the contents
of the rightmost bit which was shifted out of range is shifted into the Carry Flag (CY). All other data is lost.


- Always 0.

Data shifted into register 8 Hex: Contents of rightmost bit shifted in


## 3-8-21 SHIFT N-BITS RIGHT: NASR(581)

## Purpose

Ladder Symbol


D: Shift word
C: Control word

## Variations

| Variations | Executed Each Cycle for ON Condition | NASR(581) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ NASR(581) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

C: Control Word


Data shifted into register
0 Hex: 0 shifted in
8 Hex: Contents of rightmost bit shifted in

## Operand Specifications

| Area | D | C |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A000 to A959 |
| Auxiliary Bit Area | A448 to A959 | T0000 to T0255 |
| Timer Area | C0000 to C0255 |  |
| Counter Area | D00000 to D32767 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants | DR0 to DR15 |  |
| Data Registers | ,- IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> Index Registers <br> Indirect addressing values only <br> using Index Registers <br> ,$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

NASR(581) shifts D (the shift word) by the specified number of binary bits (specified in C ) to the right (from the rightmost bit to the leftmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when the control word C (the number of bits to shift) is <br> not within range. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the shift result is 0. <br> OFF in all other cases. |


| Name | Label | Operation |
| :---: | :--- | :--- |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as a result of the shift. <br> OFF in all other cases. |

## Precautions

## Examples

For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is discarded.
When the number of bits to shift (specified in C ) is " 0 ," the data will not be shifted. The appropriate flags will turn ON and OFF, however, according to data in the specified word.
When the contents of the control word C are out of range, an error will be generated and the Error Flag will turn ON.
If as a result of the shift the contents of $D$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the shift the contents of the leftmost bit of $D$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is $\mathrm{ON}, \mathrm{ClO} 0100$ will be shifted 10 bits to the right (from the leftmost bit to the rightmost bit). The number of bits to shift is specified in bits 0 to 7 of word CIO 0300 . The contents of bit 15 of CIO 0100 is copied into the bits from which data was shifted and the contents of the leftmost bit of data which was shifted out of range, is shifted into the Carry Flag (CY). All other data is lost.


## 3-8-22 DOUBLE SHIFT N-BITS RIGHT: NSRL(583)

Shifts the specified 32 bits of word data to the right by the specified number of bits.

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | NSRL(583) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ NSRL(583) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## C: Control Word



## Operand Specifications

## Description

| Area | D | C |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to CIO 6143 |
| Work Area | W000 to W254 | W000 to W255 |
| Auxiliary Bit Area | A448 to A958 | A000 to A959 |
| Timer Area | T0000 to T0254 | T0000 to T0255 |
| Counter Area | C0000 to C0254 | C0000 to C0255 |
| DM Area | D00000 to D32766 | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- | Specified values only |
| Data Registers | --- | DR0 to DR15 |
| Index Registers | --- | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15,IR0 to IR15 <br> Indirect addressing <br> using Index Registers <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(-- )IR15 |

NSRL(583) shifts D and D+1 (the shift words) by the specified number of binary bits (specified in C ) to the right (from the leftmost bit to the rightmost bit). Either zeros or the value of the rightmost bit will be placed into the specified number of bits of the shift word starting from the rightmost bit.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when the control word C (the number of bits to shift) <br> is not within range. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the shift result is 0. <br> OFF in all other cases. |
| Carry Flag | CY | ON when 1 is shifted into the Carry Flag (CY). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit is 1 as a result of the shift. <br> OFF in all other cases. |

For any bits which are shifted outside the specified word, the contents of the last bit is shifted to the Carry Flag (CY), and all other data is lost.
When the number of bits to shift (specified in C ) is " 0 ," the data will not be shifted. The appropriate flags will turn ON or OFF, however, according to data in the specified word.
When the contents of the control word C are out of range, an error will be generated and the Error Flag will turn ON.
If as a result of the shift the contents of $D+1$ is 00000000 hex, the Equals Flag will turn ON.
If as a result of the shift the contents of the leftmost bit of $D+1$ is 1 , the Negative Flag will turn ON.

When ClO 0000.00 is $\mathrm{ON}, \mathrm{CIO} 0100$ and CIO 0101 will be shifted 10 bits to the right (from the leftmost bit to the rightmost bit). The number of bits to shift is specified in bits 0 to 7 of word CIO 0300 (control data). The contents of bit 15 of CIO will be copied into the bits from which data was shifted and the contents of the leftmost bit of data which was shifted out of range will be shifted into the Carry Flag (CY). All other data is lost.




## 3-9 Increment/Decrement Instructions

This section describes instructions used to increment and decrement binary or BCD values.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| INCREMENT BINARY | ++ | 590 | 265 |
| DOUBLE INCREMENT BINARY | ++L | 591 | 267 |
| DECREMENT BINARY | -- | 592 | 269 |
| DOUBLE DECREMENT BINARY | --L | 593 | 271 |
| INCREMENT BCD | ++B | 594 | 273 |
| DOUBLE INCREMENT BCD | ++BL | 595 | 275 |
| DECREMENT BCD | --B | 596 | 277 |
| DOUBLE DECREMENT BCD | --BL | 597 | 279 |

## 3-9-1 INCREMENT BINARY: ++(590)

## Purpose

## Ladder Symbol

| Symbol \& options |  |  |  |
| :---: | :---: | :---: | :---: |
|  | S1: Comparison data 1 |  |  |
| $\mathrm{S}_{1}$ | S2: Comparison data 2 |  |  |

## Variations

| Variations | Executed Each Cycle for ON Condition | $++(590)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@++(590)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15 $+(++)$ <br> ,$-(--)$ IR0 to,$-(--)$ IR15 |

The ++(590) instruction adds 1 to the binary content of Wd. The specified word will be incremented by 1 every cycle as long as the execution condition of $++(590)$ is ON. When the up-differentiated variation of this instruction ( $@_{++(590)) ~ i s ~ u s e d, ~ t h e ~ s p e c i f i e d ~ w o r d ~ i s ~ i n c r e m e n t e d ~ o n l y ~ w h e n ~ t h e ~ e x e c u-~}^{\text {- }}$ tion condition has gone from OFF to ON.


The Equals Flag will be turned ON if the result is 0000, and the Negative Flag will be turned ON when bit 15 of Wd is ON in the result.
Both the Equals Flag and the Carry Flag will be turned ON when the content of Wd changes from FFFF to 0000.

## Flags

## Examples

| Name | Label |  |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals <br> Flag | $=$ | ON if the content of Wd is 0000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd changes from FFFF to 0000 during exe- <br> cution. <br> OFF in all other cases. |
| Negative <br> Flag | N | ON if bit 15 of Wd is ON after execution. <br> OFF in all other cases. |

Operation of ++(590)
In the following example, the content of D00100 will be incremented by 1 every cycle as long as CIO 0000.00 is ON .


## Operation of @++(590)

The up-differentiated variation is used in the following example, so the content of D00100 will be incremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-9-2 DOUBLE INCREMENT BINARY: ++L(591)

## Purpose

## Variations

## Ladder Symbol

Wd: First word

| Variations | Executed Each Cycle for ON Condition | $++\mathrm{L}(591)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@++\mathrm{L}(591)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in $B C D$ | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | IR0 or IR15 |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |

## Description

Increments the 8 -digit hexadecimal content of the specified words by 1 .


The $++\mathrm{L}(591)$ instruction adds 1 to the 8 -digit hexadecimal content of $\mathrm{Wd}+1$ and Wd. The content of the specified words will be incremented by 1 every cycle as long as the execution condition of $++\mathrm{L}(591)$ is ON . When the up-dif-
ferentiated variation of this instruction ( @++L(591)) is used, the content of the specified words is incremented only when the execution condition has gone from OFF to ON.

$$
\begin{array}{|l|l|}
\hline \mathrm{Wd}+1 & \mathrm{Wd} \\
\hline
\end{array}
$$

The Equals Flag will be turned ON if the result is 00000000 , and the Negative Flag will be turned ON if bit 15 of $\mathrm{Wd}+1$ is ON in the result.
Both the Equals Flag and the Carry Flag will be turned ON when the content of Wd and $\mathrm{Wd}+1$ changes from FFFF FFFF to 00000000.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result is 00000000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd and Wd+1 changes from <br> FFFF FFFF to 0000 0000 during execution. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of Wd+1 is ON after execution. <br> OFF in all other cases. |

## Examples

Operation of $++\mathrm{L}(591)$
In the following example, the 8-digit hexadecimal content of D00101 and D00100 will be incremented by 1 every cycle as long as CIO 0000.00 is ON.


Operation of @++L(591)
The up-differentiated variation is used in the following example, so the content of D00101 and D00100 will be incremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-9-3 DECREMENT BINARY: - -(592)

Purpose
Ladder Symbol

## Variations

Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to , IR15 <br> -2048 to +2047 ,IRO to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |

Decrements the 4-digit hexadecimal content of the specified word by 1 .


Wd: Word

| Variations | Executed Each Cycle for ON Condition | $--(592)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@--(592)$ |
|  | Executed Once for Downward Differentiation | Not supported |

The $-\mathbf{- ( 5 9 2 )}$ instruction subtracts 1 from the binary content of Wd. The specified word will be decremented by 1 every cycle as long as the execution condition of --(592) is ON. When the up-differentiated variation of this instruction ( @ - -(592)) is used, the specified word is decremented only when the execution condition has gone from OFF to ON.


The Equals Flag will be turned ON if the result is 0000 , and the Negative Flag will be turned ON if bit 15 of Wd is ON in the result.
Both the Carry Flag and the Negative Flag will be turned ON when the content of Wd changes from 0000 to FFFF.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the content of Wd is 0000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd changes from 0000 to FFFF dur- <br> ing execution. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of Wd is ON after execution. <br> OFF in all other cases. |

## Examples

## Operation of --(592)

In the following example, the content of D00100 will be decremented by 1 every cycle as long as CIO 0000.00 is ON .


Decremented every cycle while CIO 0000.00 is ON .


Operation of @--(592)
The up-differentiated variation is used in the following example, so the content of D 00100 will be decremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-9-4 DOUBLE DECREMENT BINARY: - -L(593)

## Purpose

Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description



Wd: First word

| Variations | Executed Each Cycle for ON Condition | $--\mathrm{L}(593)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@--\mathrm{L}(593)$ |
|  | Executed Once for Downward <br> Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | IR0 or IR15 |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |

Decrements the 8 -digit hexadecimal content of the specified words by 1 .

The $--\mathrm{L}(593)$ instruction subtracts 1 from the 8 -digit hexadecimal content of $\mathrm{Wd}+1$ and Wd . The content of the specified words will be decremented by 1 every cycle as long as the execution condition of $--L(593)$ is ON . When the up-differentiated variation of this instruction ( $@--\mathrm{L}(593)$ ) is used, the content of the specified words is decremented only when the execution condition has gone from OFF to ON.

| $W d+1$ | $W d$ | $-1 \longrightarrow W d+1$ | $W d$ |
| :--- | :--- | :--- | :--- |

The Equals Flag will be turned ON if the result is 0000 0000, and the Negative Flag will be turned ON if bit 15 of $\mathrm{Wd}+1$ is ON in the result.
Both the Carry Flag and the Negative Flag will be turned ON when the content changes from 00000000 to FFFF FFFF.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result is 00000000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd and Wd+1 changes from <br> 0000 0000 to FFFF FFFF during execution. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of Wd+1 is ON after execution. <br> OFF in all other cases. |

## Examples

## Operation of --L(593)

In the following example, the 8-digit hexadecimal content of D00101 and D00100 will be decremented by 1 every cycle as long as CIO 0000.00 is ON .

| Decremented every cycle |
| :---: |
| while CIO 0000.00 is ON. |

Wd+1: D00101
$\left.\begin{array}{llllllll}0 & 0 & 0 & 1 & \text { Wd: D00100 } & 0 & 0 & 0\end{array}\right]$


Operation of @--L(593)
The up-differentiated variation is used in the following example, so the content of D 00101 and D 00100 will be decremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-9-5 INCREMENT BCD: ++B(594)

## Purpose

Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $++\mathrm{B}(594)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@++\mathrm{B}(594)$ |
|  | Executed Once for Downward <br> Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in BCD | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , -(- -)IR15 |

## Description

Increments the 4-digit BCD content of the specified word by 1.


Wd: Word

The $++\mathrm{B}(594)$ instruction adds 1 to the BCD content of Wd. The specified word will be incremented by 1 every cycle as long as the execution condition of $++\mathrm{B}(594)$ is ON . When the up-differentiated variation of this instruction ( $@++B(594)$ ) is used, the specified word is incremented only when the execution condition has gone from OFF to ON.

$+1$ $\square$
The Equals Flag will be turned ON if the result is 0000 .
Both the Equals Flag and the Carry Flag will be turned ON when the content of Wd changes from 9999 to 0000.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of Wd is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the content of Wd is 0000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd changes from 9999 to 0000 dur- <br> ing execution. <br> OFF in all other cases. |

## Precautions

## Examples

The content of Wd must be BCD. If it is not BCD, an error will occur and the Error Flag will be turned ON.

Operation of $++B(594)$
In the following example, the BCD content of D00100 will be incremented by 1 every cycle as long as ClO 0000.00 is ON .


## Operation of @++B(594)

The up-differentiated variation is used in the following example, so the content of D00100 will be incremented by 1 only when CIO 0000.00 has gone from OFF to ON.


Incremented only for up-differentiation.


## 3-9-6 DOUBLE INCREMENT BCD: ++BL(595)

## Purpose

Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in BCD | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(-~-) I R 15 ~$ |

## Description

Increments the 8 -digit BCD content of the specified words by 1.


Wd: First word

| Variations | Executed Each Cycle for ON Condition | $++\mathrm{BL}(595)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@++\mathrm{BL}(595)$ |
|  | Executed Once for Downward <br> Differentiation | Not supported |

The $++\mathrm{BL}(595)$ instruction adds 1 to the 8 -digit BCD content of $\mathrm{Wd}+1$ and Wd. The content of the specified words will be incremented by 1 every cycle as long as the execution condition of $++\mathrm{BL}(595)$ is ON . When the up-differentiated variation of this instruction (@++BL(595)) is used, the content of the specified words is incremented only when the execution condition has gone from OFF to ON.


The Equals Flag will be turned ON if the result is 00000000.
Both the Equals Flag and the Carry Flag will be turned ON when the content of $W d$ and $W d+1$ changes from 99999999 to 00000000.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of Wd+1 and Wd is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 00000000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd and Wd+1 changes from <br> 9999 9999 to 00000000 during execution. <br> OFF in all other cases. |

## Precautions

## Examples

The content of $\mathrm{Wd}+1$ and Wd must be BCD. If it is not BCD, an error will occur and the Error Flag will be turned ON.

## Operation of ++BL(595)

In the following example, the 8 -digit BCD content of D00101 and D00100 will be incremented by 1 every cycle as long as CIO 0000.00 is ON.


## Operation of @++BL(595)

The up-differentiated variation is used in the following example, so the BCD content of D00101 and D00100 will be incremented by 1 only when CIO 0000.00 has gone from OFF to ON.


Incremented only for up-differentiation.


## 3-9-7 DECREMENT BCD: - -B(596)

## Purpose

Ladder Symbol

## Variations

Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in BCD | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | DR0 to DR15 |
| Index Registers | $---\quad$ |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to,$-(--)$ IR15 |

Decrements the 4-digit BCD content of the specified word by 1 .


Wd: Word

| Variations | Executed Each Cycle for ON Condition | $--\mathrm{B}(596)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@--\mathrm{B}(596)$ |
|  | Executed Once for Downward Differentiation | Not supported |

The $--B(596)$ instruction subtracts 1 from the BCD content of Wd. The specified word will be decremented by 1 every cycle as long as the execution condition of $--B(596)$ is ON . When the up-differentiated variation of this instruction ( $@--\mathrm{B}(596)$ ) is used, the specified word is decremented only when the execution condition has gone from OFF to ON.

$$
\begin{array}{|l|}
\hline \mathrm{Wd} \\
\hline
\end{array}
$$

The Equals Flag will be turned ON if the result is 0000 and the Carry Flag will be turned ON when the content of Wd changes from 0000 to 9999.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of Wd is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the content of Wd is 0000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd changes from 0000 to 9999 dur- <br> ing execution. <br> OFF in all other cases. |

## Precautions

## Examples

The content of Wd must be BCD. If it is not BCD, an error will occur and the Error Flag will be turned ON.

Operation of - $\mathrm{B}(596$ )
In the following example, the BCD content of D00100 will be decremented by 1 every cycle as long as CIO 0000.00 is ON.


## Operation of @--B(596)

The up-differentiated variation is used in the following example, so the BCD content of D00100 will be decremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-9-8 DOUBLE DECREMENT BCD: - -BL(597)

## Purpose

Ladder Symbol

## Variations

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses in BCD | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{array}{\|l} , \text { IRO+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |

## Description

Decrements the 8 -digit BCD content of the specified words by 1 .


Wd: First word

| Variations | Executed Each Cycle for ON Condition | $--\mathrm{BL}(597)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@--\mathrm{BL}(597)$ |
|  | Executed Once for Downward Differentiation | Not supported |

The - -BL(597) instruction subtracts 1 from the 8 -digit $B C D$ content of $\mathrm{Wd}+1$ and Wd. The content of the specified words will be decremented by 1 every cycle as long as the execution condition of --BL(597) is ON. When the updifferentiated variation of this instruction (@--BL(597)) is used, the content of the specified words is decremented only when the execution condition has gone from OFF to ON.


The Equals Flag will be turned ON if the result is 00000000 and the Carry Flag will be turned ON when the content of Wd and $\mathrm{Wd}+1$ changes from 00000000 to 99999999.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of Wd+1 and Wd is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 00000000 after execution. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the content of Wd and Wd+1 changes from <br> 0000 0000 to 9999 9999 during execution. <br> OFF in all other cases. |

## Precautions

## Examples

The content of $W d+1$ and $W d$ must be $B C D$. If it is not $B C D$, an error will occur and the Error Flag will be turned ON.

Operation of --BL(597)
In the following example, the 8 -digit BCD content of D00101 and D00100 will be decremented by 1 every cycle as long as CIO 0000.00 is ON .


## Operation of @--BL(597)

The up-differentiated variation is used in the following example, so the BCD content of D00101 and D00100 will be decremented by 1 only when CIO 0000.00 has gone from OFF to ON.


## 3-10 Symbol Math Instructions

This section describes the Symbol Math Instructions, which perform arithmetic operations on BCD or binary data.

| Instruction | Mnemonic | Function code | Page |
| :---: | :---: | :---: | :---: |
| SIGNED BINARY ADD WITHOUT CARRY | + | 400 | 282 |
| DOUBLE SIGNED BINARY ADD WITHOUT CARRY | +L | 401 | 283 |
| SIGNED BINARY ADD WITH CARRY | +C | 402 | 285 |
| DOUBLE SIGNED BINARY ADD WITH CARRY | +CL | 403 | 287 |
| BCD ADD WITHOUT CARRY | +B | 404 | 289 |
| DOUBLE BCD ADD WITHOUT CARRY | +BL | 405 | 290 |
| BCD ADD WITH CARRY | +BC | 406 | 292 |
| DOUBLE BCD ADD WITH CARRY | +BCL | 407 | 293 |
| SIGNED BINARY SUBTRACT WITHOUT CARRY | - | 410 | 295 |
| DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY | -L | 411 | 296 |
| SIGNED BINARY SUBTRACT WITH CARRY | -C | 412 | 300 |
| DOUBLE SIGNED BINARY SUBTRACT WITH CARRY | -CL | 413 | 302 |
| BCD SUBTRACT WITHOUT CARRY | -B | 414 | 304 |
| DOUBLE BCD SUBTRACT WITHOUT CARRY | -BL | 415 | 306 |
| BCD SUBTRACT WITH CARRY | -BC | 416 | 309 |
| DOUBLE BCD SUBTRACT WITH CARRY | -BCL | 417 | 310 |
| SIGNED BINARY MULTIPLY | * | 420 | 312 |
| DOUBLE SIGNED BINARY MULTIPLY | *L | 421 | 314 |
| UNSIGNED BINARY MULTIPLY | *U | 422 | 315 |
| DOUBLE UNSIGNED BINARY MULTIPLY | *UL | 423 | 317 |
| BCD MULTIPLY | *B | 424 | 318 |
| DOUBLE BCD MULTIPLY | *BL | 425 | 320 |
| SIGNED BINARY DIVIDE | / | 430 | 321 |
| DOUBLE SIGNED BINARY DIVIDE | /L | 431 | 323 |
| UNSIGNED BINARY DIVIDE | /U | 432 | 324 |
| DOUBLE UNSIGNED BINARY DIVIDE | /UL | 433 | 326 |
| BCD DIVIDE | /B | 434 | 328 |
| DOUBLE BCD DIVIDE | /BL | 435 | 329 |

## 3-10-1 SIGNED BINARY ADD WITHOUT CARRY: +(400)

## Purpose

Ladder Symbol

## Variations

Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Au | Ad | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

Adds 4-digit (single-word) hexadecimal data and/or constants.


Au: Augend word
Ad: Addend word
R: Result word

| Variations | Executed Each Cycle for ON Condition | $+(400)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+(400)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

+(400) adds the binary values in Au and Ad and outputs the result to R.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of adding two positive numbers is in <br> the range 8000 to FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of adding two negative numbers is in <br> the range 0000 to 7FFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

## Precautions

## Examples

When CIO 0000.00 is ON in the following example, D00100 and D00110 will be added as 4 -digit signed binary values and the result will be output to D00120.


## 3-10-2 DOUBLE SIGNED BINARY ADD WITHOUT CARRY: +L(401)

## Purpose

Adds 8-digit (double-word) hexadecimal data and/or constants.

## Ladder Symbol


$\mathrm{Au}: 1$ st augend word
Ad: 1st addend word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{L}(401)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{L}(401)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications


## Description

$+L(401)$ adds the binary values in Au and $A u+1$ and Ad and $\mathrm{Ad}+1$ and outputs the result to $R$ and $R+1$.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of adding two positive numbers is in <br> the range 8000 0000 to FFFF FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of adding two negative numbers is in <br> the range 0000 0000 to 7FFF FFFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When $+\mathrm{L}(401)$ is executed, the Error Flag will turn OFF.

## Examples

If as a result of the addition, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If the addition results in a carry, the Carry Flag will turn ON.
If the result of adding two positive numbers is negative (in the range 80000000 to FFFF FFFF hex), the Overflow Flag will turn ON.
If the result of adding two negative numbers is positive (in the range 00000000 to 7FFF FFFF hex), the Underflow Flag will turn ON.
If as a result of the addition, the content of the leftmost bit of $R+1$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON, D00100 and D00110 and D00111 and D00110 will be added as 8-digit signed binary values and the result will be output to D00120 and D00121.


## 3-10-3 SIGNED BINARY ADD WITH CARRY: +C(402)

## Purpose

## Ladder Symbol



Au: Augend word
Ad: Addend word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{C}(402)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{C}(402)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Au | Ad |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | R |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |


| Area | Au | Ad | R |
| :---: | :---: | :---: | :---: |
| Constants | \#0000 to \#F (binary) |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |  |  |

## Description

$+C(402)$ adds the binary values in $\mathrm{Au}, \mathrm{Ad}$, and CY and outputs the result to R.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the addition result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of adding two positive numbers and <br> CY is in the range 800 to FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of adding two negative numbers and <br> CY is in the range 0000 to 7FFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When $+\mathrm{C}(402)$ is executed, the Error Flag will turn OFF.
If as a result of the addition, the content of R is 0000 hex, the Equals Flag will turn ON.
If the addition results in a carry, the Carry Flag will turn ON.
If the result of adding two positive numbers and CY is negative (in the range 8000 to FFFF hex), the Overflow Flag will turn ON.
If the result of adding two negative numbers and CY is positive (in the range 0000 to 7FFF hex), the Underflow Flag will turn ON.
If as a result of the addition, the content of the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
When CIO 0000.00 is ON, D00200, D00210, and CY will be added as 4-digit signed binary values and the result will be output to D00220.


## 3-10-4 DOUBLE SIGNED BINARY ADD WITH CARRY: +CL(403)

Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{CL}(403)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+C L(403)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

Adds 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).


Au: 1st augend word
Ad: 1st addend word
R: 1st result word
$+C L(403)$ adds the binary values in Au and $\mathrm{Au}+1, \mathrm{Ad}$ and $\mathrm{Ad}+1$, and CY and outputs the result to $R$ and $\mathrm{R}+1$.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of adding two positive numbers and <br> CY is in the range 8000 0000 to FFFF FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of adding two negative numbers and <br> CY is in the range 0000 0000 to 7FFF FFFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When $+\mathrm{CL}(403)$ is executed, the Error Flag will turn OFF.
If as a result of the addition, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.
If the addition results in a carry, the Carry Flag will turn ON.
If the result of adding two positive numbers and CY is negative (in the range 80000000 to FFFF FFFF hex), the Overflow Flag will turn ON.
If the result of adding two negative numbers and CY is positive (in the range 00000000 to 7FFF FFFF hex), the Underflow Flag will turn ON.
If as a result of the addition, the content of the leftmost bit of $R+1$ is 1 , the Negative Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
When CIO 0000.00 is ON, D00201, D00200, D00211, D00210, and CY will be added as 8 -digit signed binary values, and the result will be output to D00221 and D00220.


## 3-10-5 BCD ADD WITHOUT CARRY: +B(404)

## Purpose

Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{B}(404)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{B}(404)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

|  | Area | Au | Ad | R |
| :---: | :---: | :---: | :---: | :---: |
|  | CIO Area | CIO 0000 to CIO |  |  |
|  | Work Area | W000 to W255 |  |  |
|  | Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
|  | Timer Area | T0000 to T0255 |  |  |
|  | Counter Area | C0000 to C0255 |  |  |
|  | DM Area | D00000 to D3276 |  |  |
|  | Indirect DM addresses in binary | @ D00000 to @ |  |  |
|  | Indirect DM addresses in BCD | *D00000 to *D32 |  |  |
|  | Constants | \#0000 to \#9999 (BCD) |  | --- |
|  | Data Resisters | DR0 to DR15 |  |  |
|  | Index Registers | --- |  |  |
|  | Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, DR0 to DR15, IR ,IR0+(++) to ,IR15 ,-(- -)IRO to , -( |  | IR15 <br> 5 |
| Description | +B(404) adds the BCD values in Au and Ad and outputs the result to R. |  |  |  |
|  |  | $\mathrm{Au}(\mathrm{BCD})$ |  |  |
|  | $+$ | Ad (BCD) |  |  |
|  | CY will turn ON when there CY is a carry. | $\square$ <br> R <br> (BCD) |  |  |

Description

Au: Augend word
Ad: Addend word

R: Result word
Adds 4-digit (single-word) BCD data and/or constants.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Au is not BCD. <br> ON when Ad is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |

## Precautions

Examples
If Au or Ad is not BCD , an error is generated and the Error Flag will turn ON. If as a result of the addition, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If an addition results in a carry, the Carry Flag will turn ON.
When CIO 0000.00 is ON in the following example, D00100 and D00110 will be added as 4 -digit $B C D$ values, and the result will be output to D00120.


## 3-10-6 DOUBLE BCD ADD WITHOUT CARRY: +BL(405)

## Purpose

## Ladder Symbol

| $+B L(405)$ |
| :---: |
| $A u$ |
| $A d$ |
| $R$ |

Au: 1st augend word
Ad: 1st addend word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{BL}(405)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{BL}(405)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Au | Ad |  |
| :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |  |
| Work Area | W000 to W254 | R |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |  |
| Timer Area | T0000 to T0254 |  |  |
| Counter Area | C0000 to C0254 |  |  |
| DM Area | D00000 to D32766 |  |  |


| Area | Au | Ad | R |
| :--- | :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#9999 9999 <br> (BCD) | --- |  |
| Data Resisters | --- |  |  |
| Index Registers | --- | IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(--)IR15 |  |
| using Index Registers |  |  |  |

## Description

$+\mathrm{BL}(405)$ adds the BCD values in Au and $\mathrm{Au}+1$ and Ad and $\mathrm{Ad}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1$.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when $\mathrm{Au}, \mathrm{Au}+1$ is not BCD. <br> ON when Ad, Ad +1 is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |

If $A u, A u+1$ or $A d, A d+1$ are not $B C D$, an error is generated and the Error Flag will turn ON.
If as a result of the addition, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If an addition results in a carry, the Carry Flag will turn ON.
When CIO 0000.00 is ON in the following example, D00101 and D00100 and D00111 and D00110 will be added as 8 -digit BCD values, and the result will be output to D00121 and D00120.


## 3-10-7 BCD ADD WITH CARRY: +BC(406)

## Purpose

## Ladder Symbol



Au: Augend word
Ad: Addend word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{BC}(406)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{BC}(406)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Au | Ad | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#9999 (BCD) |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

|  |  |
| :--- | :--- |
|  |  |
|  |  |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Au is not BCD. <br> ON when Ad is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |

## Precautions

## Examples

If Au or Ad is not BCD , an error is generated and the Error Flag will turn ON.
If as a result of the addition, the content of R is 0000 hex, the Equals Flag will turn ON.
If an addition results in a carry, the Carry Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
When CIO 0000.00 is ON in the following example, D00100, D00110, and CY will be added as 4 -digit $B C D$ values, and the result will be output to D00120.


## 3-10-8 DOUBLE BCD ADD WITH CARRY: +BCL(407)

Purpose

Ladder Symbol


Au: 1st augend word
Ad: 1st addend word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{BCL}(407)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{BCL}(407)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Au | Ad |  |
| :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |  |
| Work Area | W000 to W254 | R |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |  |
| Timer Area | T0000 to T0254 |  |  |


| Area | Au | Ad |
| :--- | :--- | :--- |
| Counter Area | C0000 to C0254 | R |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#9999 9999 <br> (BCD) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
| , IR0+(++) to ,IR15+(++) |  |  |
| ,$-(--)$ IR0 to , -(- -)IR15 |  |  |

## Description

$+\mathrm{BCL}(407)$ adds the BCD values in Au and $\mathrm{Au}+1$, Ad and $\mathrm{Ad}+1$, and CY and outputs the result to $\mathrm{R}, \mathrm{R}+1$.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when $\mathrm{Au}, \mathrm{Au}+1$ is not BCD. <br> ON when Ad, Ad +1 is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the addition results in a carry. <br> OFF in all other cases. |

If $A u, A u+1$ or $A d, A d+1$ are not $B C D$, an error is generated and the Error Flag will turn ON.
If as a result of the addition, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If an addition results in a carry, the Carry Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
When CIO 0000.00 is ON in the following example, D00101, D00100, D00111, D00110, and CY will be added as 8 -digit BCD values, and the result will be output to D00121 and D00120.


## 3-10-9 SIGNED BINARY SUBTRACT WITHOUT CARRY: -(410)

## Purpose

Ladder Symbol


Mi: Minuend word
Su: Subtrahend word
R: Result word

## Variations

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in BCD } \end{aligned}$ | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

-(410) subtracts the binary values in Su from Mi and outputs the result to R . When the result is negative, it is output to $R$ as a 2 's complement. (Refer to 3 -10-10 DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY: -L(411) for an example of handling 2's complements.)

when there is a CY borrow.

## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of subtracting a negative number from <br> a positive number is in the range 8000 to FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of subtracting a positive number from <br> a negative number is in the range 0000 to 7FFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When -(410) is executed, the Error Flag will turn OFF.
If as a result of the subtraction, the content of R is 0000 hex, the Equals Flag will turn ON.
If the subtraction results in a borrow, the Carry Flag will turn ON.
If the result of subtracting a negative number from a positive number is negative (in the range 8000 to FFFF hex), the Overflow Flag will turn ON.
If the result of subtracting a positive number from a negative number is positive (in the range 0000 to 7FFF hex), the Underflow Flag will turn ON.
If as a result of the subtraction, the content of the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00110 will be subtracted from D00100 as 4-digit signed binary values and the result will be output to D00120.


## 3-10-10 DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY: -L(411)

Purpose
Subtracts 8 -digit (double-word) hexadecimal data and/or constants.

## Ladder Symbol



Mi: 1st minuend word
Su: 1st subtrahend word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{L}(411)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-L(411)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su |  |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |  |
| Work Area | W000 to W254 |  |  |
| Auxiliary Bit Area | A000 to A958 |  | A448 to |
| Timer Area | T0000 to T0254 |  |  |
| Counter Area | C0000 to C0254 |  |  |
| DM Area | D00000 to D32766 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  | --- |
| Data Resisters | --- |  |  |
| Index Registers | IR0 or IR15 |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

$-\mathrm{L}(411)$ subtracts the binary values in Su and $\mathrm{Su}+1$ from Mi and $\mathrm{Mi}+1$ and outputs the result to $R, R+1$. When the result is negative, it is output to $R$ and $\mathrm{R}+1$ as a 2's complement.

|  |  | $\mathrm{Mi}+1$ | Mi | (Signed binary) |
| :---: | :---: | :---: | :---: | :---: |
|  | - | Su+1 | Su | (Signed binary) |
| CY will turn ON when there is a borrow. | CY | R+1 | R | (Signed binary) |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of subtracting a negative number <br> from a positive number is in the range 8000 0000 to <br> FFFF FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of subtracting a positive number from <br> a negative number is in the range 0000 0000 to <br> 7FFF FFFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

## Precautions

## Examples

When $-\mathrm{L}(411)$ is executed, the Error Flag will turn OFF.
If as a result of the subtraction, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.
If the subtraction results in a borrow, the Carry Flag will turn ON.
If the result of subtracting a negative number from a positive number is negative (in the range 80000000 to FFFF FFFF hex), the Overflow Flag will turn ON.
If the result of subtracting a positive number from a negative number is positive (in the range 00000000 to 7FFF FFFF hex), the Underflow Flag will turn ON.
If as a result of the subtraction, the content of the leftmost bit of $R+1$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00111 and D00110 will be subtracted from D00101 and D00100 as 8-digit signed binary values and the result will be output to D00121 and D00120.


If the result of a subtraction is a negative number ( $\mathrm{Mi}<\mathrm{Su}$ for $-(410)$ or $\mathrm{Mi}+1$, $\mathrm{Mi}<\mathrm{Su}+1$, Su for $-\mathrm{L}(411)$ ), the result is output as the 2's complement and the Carry Flag (CY) will turn ON to indicate that the result of the subtraction is negative. To convert the 2's complement to the true number, an instruction which subtracts the result from 0000 or 00000000 is necessary using the Carry Flag (CY) as an execution condition.

## Note 2's Complement

A 2's complement is the value obtained by subtracting each binary digit from 1 and adding one to the result. For example, the 2's complement for the binary number 1101 is calculated as follows: 1111 ( $F$ hexadecimal) - 1101 ( $D$ hexadecimal) $+1(1$ hexadecimal $)=0011$ (3 hexadecimal). The 2's complement for 3039 (hexadecimal) is calculated as follows: FFFF (hexadecimal) - 3039 (hexadecimal) +0001 (hexadecimal) $=$ CFC7 (hexadecimal). Therefore, in case of 4 -digit hexadecimal value, the 2's complement can be calculated as follows: FFFF (hexadecimal) - a (hexadecimal) +0001 (hexadecimal) $=\mathrm{b}$ (hexadecimal). To obtain the true number "a" from the 2's complement b (hexadecimal): a (hexadecimal) $=10000$ (hexadecimal) - b (hexadecimal). For example, to obtain the true number "a" from the 2's complement CFC7 (hexadecimal): 10000 (hexadecimal) $-\mathrm{CFC7}=3039$.

## Example $1 \quad$ Signed data Unsigned data



Note 1. Since the Negative Flag is ON, the result (FFFE hex) is a negative value ( 2 's complement) and is thus -2 .
2. Since the Carry Flag is OFF, the result (FFFE hex) is an unsigned positive value of 65534 .

Example 2 Signed data Unsigned data

| FFFD hex $\qquad$ -)FFFF hex | -) | $\begin{aligned} & -3 \\ & -1 \end{aligned}$ | $\begin{array}{r} 65533 \\ -) 65535 \end{array}$ |
| :---: | :---: | :---: | :---: |
| FFFE hex $\longrightarrow$ |  | -2 Note 3 | 65534 Note 4 |
| Negative Flag ON |  |  |  |
| Carry Flag ON |  |  |  |

3. Since the Negative Flag is ON, the result (FFFE hex) is a negative value ( 2 's complement) and is thus -2 .
4. Since the Carry Flag is ON, the result (FFFE hex) is a negative value (2's complement) and becomes -2 when converted to a true value.

Program Example

20F55A10 - B8A360E3 = -97AE06D3.
In this example, the eight-digit binary value in CIO 0121 and CIO 0120 is subtracted from the value in CIO 0201 and CIO 0200 , and the result is output in eight-digit binary to D00101 and D00100. If the result is negative, the instruction at (2) will be executed, and the actual result will then be output to D00101 and D00100.


## Subtraction at 1



The Carry Flag (CY) is ON, so the result is subtracted from 00000000 to obtain the actual number.

## Subtraction at 2

$$
\left.\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 \\
\hline
\end{array} \quad \begin{array}{ll}
0 & 0
\end{array} \right\rvert\, \begin{aligned}
& 0 \\
& \hline
\end{aligned}
$$



Final Subtraction Result


The Carry Flag (CY) is turned ON, so the actual number is -97AE06D3. Because the content of D00101 and D00100 is negative, CY is used to turn ON CIO 0021.00 to indicate this.

## 3-10-11 SIGNED BINARY SUBTRACT WITH CARRY: -C(412)

## Purpose

## Ladder Symbol



Mi: Minuend word
Su: Subtrahend word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{C}(412)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{C}(412)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su | R |  |
| :--- | :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |  |
| Work Area | W000 to W255 | A448 to A959 |  |  |
| Auxiliary Bit Area | A000 to A959 |  |  |  |
| Timer Area | T0000 to T0255 |  |  |  |
| Counter Area | C0000 to C0255 |  |  |  |


| Area | Mi | Su | R |
| :--- | :--- | :--- | :--- |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF <br> (binary) | --- |  |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |  |

## Description

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the subtraction result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of subtracting a negative number and <br> CY from a positive number is in the range 8000 to FFFF <br> hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of subtracting a positive number and <br> CY from a negative number is in the range 0000 to 7FFF <br> hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When - $\mathrm{C}(412)$ is executed, the Error Flag will turn OFF.
If as a result of the subtraction, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If the subtraction results in a borrow, the Carry Flag will turn ON.
If the result of subtracting a negative number and CY from a positive number is negative (in the range 8000 to FFFF hex), the Overflow Flag will turn ON.

If the result of subtracting a positive number and CY from a negative number is positive (in the range 0000 to 7FFF hex), the Underflow Flag will turn ON.
If as a result of the subtraction, the content of the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.

## Examples

## 3-10-12 DOUBLE SIGNED BINARY SUBTRACT WITH CARRY: -CL(413)

## Purpose

## Ladder Symbol



Mi: 1st minuend word
Su: 1st subtrahend word
R: 1st result word
Subtracts 8-digit (double-word) hexadecimal data and/or constants with the Carry Flag (CY).

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{CL}(413)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{CL}(413)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su | R |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |  |
| Work Area | W000 to W254 | A448 to A958 |  |
| Auxiliary Bit Area | A000 to A958 | T0000 to T0254 |  |
| Timer Area | C0000 to C0254 |  |  |
| Counter Area | D00000 to D32766 |  |  |
| DM Area | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |  |
| Indirect DM addresses <br> in BCD | \#0000 0000 to \#FFFF FFFF <br> (binary) |  |  |
| Constants | --- | -- |  |
| Data Resisters |  |  |  |


| Area | Mi | Su | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 |  |  |
|  | -2048 to +2047 ,IR0 to -2048 to +2047, IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--$ IR0 to , -(- -)IR15 |  |  |

## Description

$-\mathrm{CL}(413)$ subtracts the binary values in Su and $\mathrm{Su}+1$ and CY from Mi and $\mathrm{Mi}+1$, and outputs the result to $\mathrm{R}, \mathrm{R}+1$. When the result is negative, it is output to $\mathrm{R}, \mathrm{R}+1$ as a 2 's complement.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |
| Overflow Flag | OF | ON when the result of subtracting a negative number and <br> CY from a positive number is in the range 80000000 to <br> FFFF FFFF hex. <br> OFF in all other cases. |
| Underflow Flag | UF | ON when the result of subtracting a positive number and <br> CY from a negative number is in the range 0000 0000 to <br> 7FFF FFFF hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When -CL(413) is executed, the Error Flag will turn OFF.
If as a result of the subtraction, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.
If the subtraction results in a borrow, the Carry Flag will turn ON.
If the result of subtracting a negative number and CY from a positive number is negative (in the range 80000000 to FFFF FFFF hex), the Overflow Flag will turn ON.
If the result of subtracting a positive number and CY from a negative number is positive (in the range 00000000 to 7FFF FFFF hex), the Underflow Flag will turn ON.
If as a result of the subtraction, the content of the leftmost bit of $R+1$ is 1 , the Negative Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.

## Examples

When CIO 0000.00 is ON in the following example, D00111, D00110 and CY will be subtracted from D00101 and D00100 as 8-digit signed binary values, and the result will be output to D00121 and D00120.


If the result of the subtraction is a negative number ( $\mathrm{Mi}<\mathrm{Su}$ for $-\mathrm{C}(412$ ) or $\mathrm{Mi}+1, \mathrm{Mi}<\mathrm{Su}+1$, Su for $-\mathrm{CL}(413)$ ), the result is output as a 2 's complement. The Carry Flag (CY) will turn ON. To convert the 2's complement to the true number, a program which subtracts the result from 0000 or 00000000 is necessary, using the Carry Flag (CY) as the execution condition. The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

## Note 2's Complement

A 2's complement is the value obtained by subtracting each binary digit from 1 and adding one to the result.
Example: The 2's complement for the binary number 1101 is as follows:
1111 ( F hex) - 1101 ( D hex) +1 ( 1 hex) $=0011$ (3 hex).
Example: The 2's complement for the 4-digit hexadecimal number 3039 is as follows:

FFFF hex - 3039 hex +0001 hex $=$ CFC7 hex.
Accordingly, the 2's complement for the 4-digit hexadecimal number "a" is as follows:

$$
\text { FFFF hex - a hex + } 0001 \text { hex = b hex. }
$$

And to obtain the true number "a" hex from the 2's complement "b" hex:

$$
a \text { hex }=10000 \text { hex - b hex. }
$$

Example: To obtain the true number from the 2's complement CFC7 hex:
10000 hex - CFC7 hex $=3039$ hex.

## 3-10-13 BCD SUBTRACT WITHOUT CARRY: -B(414)

Purpose
Ladder Symbol


Mi: Minuend word
Su: Subtrahend word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{B}(414)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{B}(414)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | $\begin{array}{\|l} \hline \begin{array}{l} \text { \#0000 to \#9999 } \\ \text { (BCD) } \end{array} \\ \hline \end{array}$ |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047, IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

$-B(414)$ subtracts the $B C D$ values in Su from Mi and outputs the result to R . If the result of the subtraction is negative, the result is output to $R$ as a 10's complement. (Refer to 3-10-14 DOUBLE BCD SUBTRACT WITHOUT CARRY: $B L(415)$ for an example of handling 10 's complements.)


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Mi is not BCD. <br> ON when Su is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |

## Precautions

## Examples

If Mi and/or Su are not BCD, an error is generated and the Error Flag will turn ON.
If as a result of the subtraction, the content of R is 0000 hex, the Equals Flag will turn ON.
If a subtraction results in a borrow, the Carry Flag will turn ON.
When CIO 0000.00 is ON in the following example, D00110 is subtracted from D00100 as 4-digit BCD values, and the result will be output to D00120.


## 3-10-14 DOUBLE BCD SUBTRACT WITHOUT CARRY: -BL(415)

Purpose

## Ladder Symbol

## Variations

Subtracts 8-digit (double-word) BCD data and/or constants.


Mi: 1st minuend word
Su: 1st subtrahend word
R: 1st result word

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{BL}(415)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{BL}(415)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications


## Description

$-B L(415)$ subtracts the $B C D$ values in Su and $\mathrm{Su}+1$ from Mi and $\mathrm{Mi}+1$ and outputs the result to $R, R+1$. If the result is negative, it is output to $R, R+1$ as a 10's complement.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Mi and/or $\mathrm{Mi}+1$ are not BCD. <br> ON when Su and/or $\mathrm{Su}+1$ are not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |

## Precautions

## Examples

If $\mathrm{Mi}, \mathrm{Mi}+1$ and/or $\mathrm{Su}, \mathrm{Su}+1$ are not BCD , an error is generated and the Error Flag will turn ON.
If as a result of the subtraction, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If a subtraction results in a borrow, the Carry Flag will turn ON.
When CIO 0000.00 is ON in the following example, D00111 and D00110 will be subtracted from D00101 and D00100 as 8-digit BCD values, and the result will be output to D00121 and D00120.


If the result of the subtraction is a negative number ( $\mathrm{Mi}<\mathrm{Su}$ for $-\mathrm{B}(414)$ or $\mathrm{Mi}+1, \mathrm{Mi}<\mathrm{Su}+1$, Su for $-\mathrm{BL}(415)$ ), the result is output as a 10 's complement. The Carry Flag (CY) will turn ON. To convert the 10's complement to the true number, a program which subtracts the result from 0 is necessary, using the Carry Flag (CY) as the execution condition. The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

## Note 10's Complement

A 10's complement is the value obtained by subtracting each digit from 9 and adding one to the result. For example, the 10's complement for 7556 is calculated as follows: $9999-7556+1=2444$. For a four digit number, the 10 's complement of A is $9999-\mathrm{A}+1=\mathrm{B}$. To obtain the true number from the 10 's complement $\mathrm{B}: \mathrm{A}=10000-\mathrm{B}$. For example, to obtain the true number from the 10's complement 2444: 10000-2444 $=7556$.
$9,583,960-17,072,641=-7,488,681$.
In this example, the eight-digit BCD content of CIO 0121 and CIO 0120 is subtracted from the content of CIO 0201 and CIO 0200 , and the result is output in eight-digit BCD to D00101 and D00100. The result is negative, so the instruction at (2) will be executed, and the true number will then be output to D00101 and D00100.


## Subtraction at 1

$$
\begin{aligned}
& \text { Mi+1: CIO } 0201 \begin{array}{l|l|l|l|l|l|}
\text { Mi: CIO } 0200 \\
\hline 0 & 9 & 5 & 8 \\
\hline 3 & 9 & 9 & 6 & 0 \\
\hline
\end{array}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Su+1: CIO } 0121 \text { Su: CIO } 0120 \\
& -\quad \begin{array}{|l|l|l|l|l|l|l|}
\hline 1 & 7 & 0 & 7 \\
\hline
\end{array} \\
& \hline
\end{aligned}
$$



The Carry Flag (CY) is ON, so the result is subtracted from 00000000.

## Subtraction at 2

$$
\begin{aligned}
&
\end{aligned}
$$

Final Subtraction Result

| $\mathrm{Mi}+1$ : CIO 0201 |  |  |  |  | Mi: CIO 0200 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 9 | 5 | 8 | 3 | 9 | 6 | 0 |
| Su+1: CIO 0121 |  |  |  |  | Su: | Cl | O | 0120 |
| - | 1 | 7 | 0 | 7 | 2 | 6 | 4 | 1 |
| CY | R+1: D00101 |  |  |  | R+1: D00100 |  |  |  |
|  | 0 | 7 | 4 | 8 | 8 | 6 | 8 | 1 |

The Carry Flag (CY) will be turned ON, so the actual number is $-7,488,681$. Because the content of D00101 and D00100 is negative, CY is used to turn ON CIO 0021.00 to indicate this.

## 3-10-15 BCD SUBTRACT WITH CARRY: -BC(416)

## Purpose

Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{BC}(416)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{BC}(416)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Mi | Su | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | $\begin{array}{\|l} \hline \begin{array}{l} \text { \#0000 to \#9999 } \\ \text { (BCD) } \end{array} \\ \hline \end{array}$ |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to , IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IRO to , -(--)IR15 |  |  |

## Description

Subtracts 4-digit (single-word) BCD data and/or constants with the Carry Flag (CY).


Mi: Minuend word
Su: Subtrahend word
R: Result word
$-\mathrm{BC}(416)$ subtracts BCD values in Su and CY from Mi and outputs the result to $R$. If the result is negative, it is output to $R$ as a 10's complement. (Refer to 3-10-16 DOUBLE BCD SUBTRACT WITH CARRY: -BCL(417) for an example of handling 10 's complements.)


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Mi is not BCD. <br> ON when Su is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |

Mi and/or Su are not BCD, an error is generated and the Error Flag will turn ON.
If as a result of the subtraction, the content of R is 0000 hex, the Equals Flag will turn ON.
If a subtraction results in a borrow, the Carry Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.
When CIO 0000.00 is ON in the following example, D00110 and CY will be subtracted from D00100 as 4-digit BCD values, and the result will be output to D00120.


## 3-10-16 DOUBLE BCD SUBTRACT WITH CARRY: -BCL(417)

Purpose

## Ladder Symbol

Mi: 1st minuend word
Su: 1st subtrahend word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $-\mathrm{BCL}(417)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-\mathrm{BCL}(417)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

$-\mathrm{BCL}(417)$ subtracts the BCD values in $\mathrm{Su}, \mathrm{Su}+1$, and CY from Mi and $\mathrm{Mi}+1$ and outputs the result to $R, R+1$. If the result is negative, it is output to $R, R+1$ as a 10's complement.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Mi and/or Mi +1 are not BCD. <br> ON when Su and/or Su +1 are not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0000 0000. <br> OFF in all other cases. |
| Carry Flag | CY | ON when the subtraction results in a borrow. <br> OFF in all other cases. |

## Precautions

If $\mathrm{Mi}, \mathrm{Mi}+1$ and/or $\mathrm{Su}, \mathrm{Su}+1$ are not BCD , an error is generated and the Error Flag will turn ON.
If as a result of the subtraction, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.

If an subtraction results in a borrow, the Carry Flag will turn ON.
Note To clear the Carry Flag (CY), execute the Clear Carry (CLC(041)) instruction.

## Examples

When ClO 0000.00 is ON in the following example, D00111, D00110, and CY will be subtracted from D00101 and D00100 as 8 -digit BCD values, and the result will be output to D00121 and D00120.


If the result of the subtraction is a negative number ( $\mathrm{Mi}<\mathrm{Su}$ for $-\mathrm{BC}(416)$ or $\mathrm{Mi}+1, \mathrm{Mi}<\mathrm{Su}+1$, Su for $-\mathrm{BCL}(417)$ ), the result is output as a 10 's complement. The Carry Flag (CY) will turn ON. To convert the 10's complement to the true number, a program which subtracts the result from 0 is necessary, using the Carry Flag (CY) as the execution condition. The Carry Flag turning ON thus indicates that the result of the subtraction is negative.

## Note 10's Complement

A 10's complement is the value obtained by subtracting each digit from 9 and adding one to the result. For example, the 10's complement for 7556 is calculated as follows: $9999-7556+1=2444$. For a four digit number, the 10 's complement of A is $9999-\mathrm{A}+1=\mathrm{B}$. To obtain the true number from the 10 's complement $\mathrm{B}: \mathrm{A}=10000-\mathrm{B}$. For example, to obtain the true number from the 10's complement 2444: 10000-2444 $=7556$.

## 3-10-17 SIGNED BINARY MULTIPLY: *(420)

## Purpose

## Ladder Symbol



Md: Multiplicand word
Mr: Multiplier word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $*(420)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @*(420) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Md | Mr | R |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to <br> CIO 6142 |  |
| Work Area | W000 to W255 | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A958 |  |


| Area | Md | Mr |
| :--- | :--- | :--- |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 | T0000 to T0254 |
| DM Area | D00000 to D32767 | C0000 to C0254 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 | D00000 to <br> D32766 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF <br> (binary) |  |
| Data Resisters | DR0 to DR15 | --- |
| Index Registers | --- | --- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
| ,IR0+(++) to ,IR15+(++) |  |  |
| ,$-(--)$ IR0 to , -(--)IR15 |  |  |

## Description

*(420) multiplies the signed binary values in Md and Mr and outputs the result to $\mathrm{R}, \mathrm{R}+1$.

|  | Md | (Signed binary) |
| :---: | :---: | :---: |
| $\times$ | Mr | (Signed binary) |
| R +1 | R | (Signed binary) |

## Flags

## Precautions

Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When *(420) is executed, the Error Flag will turn OFF.
If as a result of the multiplication, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If as a result of the multiplication, the content of the leftmost bit of $\mathrm{R}+1$ and R is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00100 and D00110 will be multiplied as 4 -digit signed hexadecimal values and the result will be output to D00120.


## 3-10-18 DOUBLE SIGNED BINARY MULTIPLY: *L(421)

## Purpose

Ladder Symbol
Multiplies 8-digit signed hexadecimal data and/or constants.


Md: 1st multiplicand word
Mr: 1st multiplier word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $* \mathrm{~L}(421)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ * \mathrm{~L}(421)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Md | Mr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  | CIO 0000 to CIO 6140 |
| Work Area | W000 to W254 |  | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 |  | A448 to A956 |
| Timer Area | T0000 to T0254 |  | T0000 to T0252 |
| Counter Area | C0000 to C0254 |  | C0000 to C0252 |
| DM Area | D00000 to D32766 |  | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32764 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in BCD } \end{aligned}$ | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} , \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047, \text { IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{array}$ |  |  |

## Description

* $\mathrm{L}(421$ ) multiplies the signed binary values in Md and $\mathrm{Md}+1$ and in Mr and $\mathrm{Mr}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1, \mathrm{R}+2$, and $\mathrm{R}+3$.

|  |  | $\mathrm{Md}+1$ | Md | (Signed binary) |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ |  | $\mathrm{Mr}+1$ | Mr | (Signed binary) |
| $R+3$ | $R+2$ | $R+1$ | R | (Signed binary) |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0 (all 16 bits). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

## Precautions

## Examples

When *L(421) is executed, the Error Flag will turn OFF.
If as a result of the multiplication, the content of $\mathrm{R}, \mathrm{R}+1, \mathrm{R}+2, \mathrm{R}+3$ is 0000000000000000 hex, the Equals Flag will turn ON.
If as a result of the multiplication, the content of the leftmost bit of $\mathrm{R}+3$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00101, D00100, D00111, and D00110 will be multiplied as 8 -digit signed hexadecimal values and the result will be output to D00123, D00122, D00121, and D00120.


## 3-10-19 UNSIGNED BINARY MULTIPLY: *U(422)

## Purpose

Multiplies 4-digit unsigned hexadecimal data and/or constants.

## Ladder Symbol



Md: Multiplicand word
Mr: Multiplier word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $* \mathrm{U}(422)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ * \mathrm{U}(422)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Md | Mr |
| :--- | :--- | :--- |
| R |  |  |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to <br> CIO 6142 |
| Work Area | W000 to W255 | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 | A448 to A958 |
| Timer Area | T0000 to T0255 | T0000 to T0254 |
| Counter Area | C0000 to C0255 | C0000 to C0254 |


| Area | Md | Mr |
| :--- | :--- | :--- |
| DM Area | D00000 to D32767 | R |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |$|$| Constants | \#0000 to \#FFFF <br> (binary) |
| :--- | :--- |
| Data Resisters | DR0 to DR15 |
| Index Registers | ----- |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
| ,IR0+(++) to ,IR15+(++) |  |
| ,$-(--)$ IR0 to , -(- -)IR15 |  |

## Description

* $\mathrm{U}(420)$ multiplies the unsigned binary values in Md and Mr and outputs the result to $\mathrm{R}, \mathrm{R}+1$.

Md (Unsigned binary)


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

When * $\mathrm{U}(422)$ is executed, the Error Flag will turn OFF.
If as a result of the multiplication, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.
If as a result of the multiplication, the content of the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00100 and D00110 will be multiplied as 4-digit unsigned binary values and the result will be output to D00121 and D00120.


## 3-10-20 DOUBLE UNSIGNED BINARY MULTIPLY: *UL(423)

## Purpose

Ladder Symbol


Md: 1st multiplicand word
Mr: 1st multiplier word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | *UL(423) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ * U L(423)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Md | Mr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  | $\begin{array}{\|l} \hline \text { CIO } 0000 \text { to } \\ \text { CIO } 6140 \end{array}$ |
| Work Area | W000 to W254 |  | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 |  | A448 to A956 |
| Timer Area | T0000 to T0254 |  | T0000 to T0252 |
| Counter Area | C0000 to C0254 |  | C0000 to C0252 |
| DM Area | D00000 to D32766 |  | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32764 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IRO to , $-(--)$ IR15 |  |  |

## Description

*UL(423) multiplies the unsigned binary values in Md and Md+1 and in Mr and $\mathrm{Mr}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1, \mathrm{R}+2$, and $\mathrm{R}+3$.

|  |  | Md + 1 | Md | (Unsigned binary) |
| :---: | :---: | :---: | :---: | :---: |
| $\times$ |  | $\mathrm{Mr}+1$ | Mr | (Unsigned binary) |
| R + 3 | R + 2 | R + 1 | R | (Unsigned binary) |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0 (all 16 bits). <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the result is 1. <br> OFF in all other cases. |

## Precautions

## Examples

When *UL(423) is executed, the Error Flag will turn OFF.
If as a result of the multiplication, the content of $R, R+1, R+2, R+3$ is 0000000000000000 hex, the Equals Flag will turn ON.
If as a result of the multiplication, the content of the leftmost bit of $R+3$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00101, D00100, D00111, and D00110 will be multiplied as 8 -digit unsigned binary values and the result will be output to D00123, D00122, D00121, and D00120.


## 3-10-21 BCD MULTIPLY: *B(424)

## Purpose

## Ladder Symbol



Md: Multiplicand word
Mr: Multiplier word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | *B(424) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @*B(424) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Md | Mr |
| :--- | :--- | :--- |
| R |  |  |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to <br> CIO 6142 |
| Work Area | W000 to W255 | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 | A448 to A958 |
| Timer Area | T0000 to T0255 | T0000 to T0254 |
| Counter Area | C0000 to C0255 | C0000 to C0254 |


| Area | Md | Mr | R |
| :---: | :---: | :---: | :---: |
| DM Area | D00000 to D32767 |  | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32766 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | $\begin{aligned} & \text { \#0000 to \#9999 } \\ & \text { (BCD) } \end{aligned}$ |  | --- |
| Data Resisters | DR0 to DR15 |  | --- |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline, \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047, \text { IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{array}$ |  |  |

## Description

* $\mathrm{B}(424$ ) multiplies the BCD content of Md and Mr and outputs the result to R , $\mathrm{R}+1$.

(BCD)

$\square$ (BCD)


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Md is not BCD. <br> ON when Mr is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 00000000. <br> OFF in all other cases. |

## Precautions

## Examples

If Md and/or Mr are not BCD, an error will be generated and the Error Flag will turn ON.
If as a result of the multiplication, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00100 and D00110 will be multiplied as 4 -digit BCD values and the result will be output to D00121 and D00120.


## 3-10-22 DOUBLE BCD MULTIPLY: *BL(425)

## Purpose

## Ladder Symbol

## Variations

Applicable Program Areas

Operand Specifications

## Description

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Md | Mr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  | CIO 0000 to CIO 6140 |
| Work Area | W000 to W254 |  | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 |  | A448 to A956 |
| Timer Area | T0000 to T0254 |  | T0000 to T0252 |
| Counter Area | C0000 to C0254 |  | C0000 to C0252 |
| DM Area | D00000 to D32766 |  | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32764 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#9999 9999 (BCD) |  | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

Multiplies 8-digit (double-word) BCD data and/or constants.


Md: 1st multiplicand word
Mr: 1st multiplier word
R: 1st result word

| Variations | Executed Each Cycle for ON Condition | *BL(425) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ * B L(425)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

*BL(425) multiplies BCD values in Md and Md+1 and in Mr and Mr+1 and outputs the result to $R, R+1, R+2$, and $R+3$.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Md and/or Md+1 are not BCD. <br> ON when Mr and/or Mr +1 are not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when the result is 0 (all 16 bits). <br> OFF in all other cases. |

## Precautions

Examples
If $\mathrm{Md}, \mathrm{Md}+1$ and/or $\mathrm{Mr}, \mathrm{Mr}+1$ are not BCD , an error will be generated and the Error Flag will turn ON.
If as a result of the multiplication, the content of $\mathrm{R}, \mathrm{R}+1, \mathrm{R}+2, \mathrm{R}+3$ is 0000000000000000 hex, the Equals Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00101, D00100, D00111, and D00110 will be multiplied as 8 -digit BCD values and the result will be output to D00123, D00122, D00121 and D00120.


## 3-10-23 SIGNED BINARY DIVIDE: /(430)

## Purpose

Divides 4-digit (single-word) signed hexadecimal data and/or constants.
Ladder Symbol


Dd: Dividend word
Dr: Divisor word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $/(430)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ /(430)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Dd | Dr |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | R |
| Work Area | W000 to W255 | CIO 0000 to <br> CIO 6142 |
| Auxiliary Bit Area | A000 to A959 | W000 to W254 |
| Timer Area | T0000 to T0255 | A448 to A958 |
| Counter Area | C0000 to C0255 | T0000 to T0254 |
| DM Area | D00000 to D32767 | C0000 to C0254 <br> D00000 to <br> D32766 |


| Area | Dd | Dr | R |
| :---: | :---: | :---: | :---: |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | \#0001 to \#FFFF (binary) | --- |
| Data Resisters | DR0 to DR15 |  | --- |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

$/(430)$ divides the signed binary (16 bit) values in Dd by those in Dr and outputs the result to $R, R+1$. The quotient is placed in $R$ and the remainder in R+1.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dr is 0000. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when as a result of the division, R is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the R is 1. <br> OFF in all other cases. |

Dividing 8000 hex by FFFF hex will produce an inconsistent result.
When the content of Dr is 0000 hex, an error will be generated and the Error Flag will turn ON.
If as a result of the division, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the division, the content of the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D 00100 will be divided by D00110 as 4-digit signed binary values and the quotient will be output to D00120 and the remainder to D00121.


## 3-10-24 DOUBLE SIGNED BINARY DIVIDE: /L(431)

## Purpose

Ladder Symbol

## Variations

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Dd | Dr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  | CIO 0000 to CIO 6140 |
| Work Area | W000 to W254 |  | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 |  | A448 to A956 |
| Timer Area | T0000 to T0254 |  | T0000 to T0252 |
| Counter Area | C0000 to C0254 |  | C0000 to C0252 |
| DM Area | D00000 to D32766 |  | $\begin{aligned} & \hline \text { D00000 to } \\ & \text { D32764 } \end{aligned}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | \#0000 0001 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++)$,-(--) \text { IR0 to },-(--) \text { IR15 }$ |  |  |

## Description

Divides 8-digit (double-word) signed hexadecimal data and/or constants.


Dd: 1st dividend word
Dr: 1st divisor word
R: 1st result word

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{L}(431)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / L(431)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

$/ L(431)$ divides the signed binary values in Dd and Dd +1 by those in Dr and $\mathrm{Dr}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1, \mathrm{R}+2$, and $\mathrm{R}+3$. The quotient is output to R and $\mathrm{R}+1$ and the remainder is output to $\mathrm{R}+2$ and $\mathrm{R}+3$.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dr and Dr+1 is 00000000. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when as a result of the division, R+1, R is 0000 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the R+1 is 1. <br> OFF in all other cases. |

Dividing 80000000 hex by FFFF FFFF hex will produce an inconsistent result. When the content of $\mathrm{Dr}+1$ and Dr is 00000000 , the Error Flag will turn ON. If as a result of the division, the content of $\mathrm{R}+1, \mathrm{R}$ is 00000000 hex, the Equals Flag will turn ON.
If as a result of the division, the content of the leftmost bit of R+1 is 1 , the Negative Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00101 and D00100 are divided by D00111 and D00110 as 8-digit signed hexadecimal values and the quotient will be output to D00121 and D00120 and the remainder to D00123 and D00122.


## 3-10-25 UNSIGNED BINARY DIVIDE: /U(432)

## Purpose

Divides 4-digit (single-word) unsigned hexadecimal data and/or constants.

## Ladder Symbol



Dd: Dividend word
Dr: Divisor word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{U}(432)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / \mathrm{U}(432)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Dd | Dr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  | CIO 0000 to CIO 6142 |
| Work Area | W000 to W255 |  | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A958 |
| Timer Area | T0000 to T0255 |  | T0000 to T0254 |
| Counter Area | C0000 to C0255 |  | C0000 to C0254 |
| DM Area | D00000 to D32767 |  | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32766 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) | \#0001 to \#FFFF (binary) | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IRO to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{array}{\|l\|l\|} \hline, \text { IRO+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |  |

## Description

$/ \mathrm{U}(432)$ divides the unsigned binary values in Dd by those in Dr and outputs the quotient to R and the remainder to $\mathrm{R}+1$.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dr is 0000. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when as a result of the division, R is 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the R is 1. <br> OFF in all other cases. |

When the content of Dr is 0000 hex, the Error Flag will turn ON.
If as a result of the division, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the division, the content of the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

## Examples

When CIO 0000.00 is ON in the following example, D 00100 will be divided by D00110 as 4-digit unsigned binary values and the quotient will be output to D00120 and the remainder will be output to D00121.


## 3-10-26 DOUBLE UNSIGNED BINARY DIVIDE: /UL(433)

## Purpose

Divides 8-digit (double-word) unsigned hexadecimal data and/or constants.

## Ladder Symbol



Dd: 1st dividend word
Dr: 1st divisor word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{UL}(433)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / \mathrm{UL}(433)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Dd | Dr | R |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to <br> CIO 6140 |  |
| Work Area | W000 to W254 | W000 to W252 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A956 |  |
| Timer Area | T0000 to T0254 | T0000 to T0252 |  |
| Counter Area | C0000 to C0254 | C0000 to C0252 |  |
| DM Area | D00000 to D32766 | D00000 to <br> D32764 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to <br> \#FFFF FFFF <br> (binary) | \#0000 0001 to <br> \#FFFF FFFF <br> (binary) | --- |
| --- |  |  |  |


| Area | Dd | Dr | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing | ,IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

/UL(433) divides the unsigned binary values in Dd and Dd+1 by those in Dr and $\mathrm{Dr}+1$ and outputs the quotient to $\mathrm{R}, \mathrm{R}+1$ and the remainder to $\mathrm{R}+2$, and R+3.


## Flags

## Precautions

Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dr and Dr+1 is 00000000 hex. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when as a result of the division R+1, R is 00000000 <br> hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of the R+1 is 1. <br> OFF in all other cases. |

When the content of Dr, Dr +1 is 00000000 hex, the Error Flag will turn ON. If as a result of the division, the content of $\mathrm{R}, \mathrm{R}+1$, is 00000000 hex, the Equals Flag will turn ON.
If as a result of the division, the content of the leftmost bit of R+1 is 1 , the Negative Flag will turn ON.

When ClO 0000.00 is ON in the following example, D00100 and D00101 will be divided by D00111 and D00110 as 8-digit unsigned hexadecimal values and the quotient will be output to D00121 and D00120 and the remainder to D00123 and D00122.


## 3-10-27 BCD DIVIDE: /B(434)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

## Description

Divides 4-digit (single-word) BCD data and/or constants.


Dd: Dividend word
Dr: Divisor word
R: 1st result word

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{B}(434)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / \mathrm{B}(434)$ |
|  | Executed Once for Downward Differentiation | Not supported. |


| Area | Dd | Dr | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |  | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6142 \\ & \hline \end{aligned}$ |
| Work Area | W000 to W255 |  | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A958 |
| Timer Area | T0000 to T0255 |  | T0000 to T0254 |
| Counter Area | C0000 to C0255 |  | C0000 to C0254 |
| DM Area | D00000 to D32767 |  | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | $\begin{aligned} & \text { \#0000 to \#9999 } \\ & \text { (BCD) } \end{aligned}$ | $\begin{aligned} & \text { \#0001 to \#9999 } \\ & \text { (BCD) } \end{aligned}$ | --- |
| Data Resisters | DR0 to DR15 |  | --- |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , -(- -)IR15 |  |  |

/B(434) divides the BCD content of Dd by that of Dr and outputs the quotient to R and the remainder to $\mathrm{R}+1$.


Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dd is not BCD. <br> ON when Dr is not BCD. <br> ON when Dr is 0000. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when R is 0000 hex. <br> OFF in all other cases. |

## Precautions

## Examples

If Dd or Dr is not BCD or if Dr is 0000, an error will be generated and the Error Flag will turn ON.
If as a result of the division, the content of $R$ is 0000 hex, the Equals Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00100 will be divided by D00110 as 4-digit BCD values and the quotient will be output to D00120 and the remainder to D00121.


## 3-10-28 DOUBLE BCD DIVIDE: /BL(435)

Purpose
Divides 8-digit (double-word) BCD data and/or constants.
Ladder Symbol


Dd: 1st dividend word
Dr: 1st divisor word
R: 1st result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{BL}(435)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / \mathrm{BL}(435)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Dd | Dr |
| :--- | :--- | :--- |
| R |  |  |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to <br> CIO 6140 |
| Work Area | W000 to W254 | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 | A448 to A956 |
| Timer Area | T0000 to T0254 | T0000 to T0252 |
| Counter Area | C0000 to C0254 | C0000 to C0252 |


| Area | Dd | Dr | R |
| :---: | :---: | :---: | :---: |
| DM Area | D00000 to D32766 |  | $\begin{aligned} & \hline \text { D00000 to } \\ & \text { D32764 } \end{aligned}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in BCD } \end{aligned}$ | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#9999 9999 (BCD) | \#0000 0001 to \#9999 9999 (BCD) | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline, \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047, \text { IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IRO+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{array}$ |  |  |

## Description

/BL(435) divides BCD values in Dd and Dd+1 by those in Dr and $\mathrm{Dr}+1$ and outputs the quotient to $\mathrm{R}, \mathrm{R}+1$ and the remainder to $\mathrm{R}+2, \mathrm{R}+3$.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON when Dd, Dd+1 is not BCD. <br> ON when Dr, Dr +1 is not BCD. <br> ON when the content of Dr+1 and Dr is 0000 0000 hex. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON when as the result of a division R+1 and R is <br> 0000 0000. <br> OFF in all other cases. |

If $\mathrm{Dd}, \mathrm{Dd}+1$ and/or $\mathrm{Dr}, \mathrm{Dr}+1$ are not BCD or the content of $\mathrm{Dr}, \mathrm{Dr}+1$ is 00000000 hex, an error will be generated and the Error Flag will turn ON.
If as a result of the division, the content of $R, R+1$ is 00000000 hex, the Equals Flag will turn ON.

When CIO 0000.00 is ON in the following example, D00101 and D00100 will be divided by D00111 and D00110 as 8-digit BCD values and the quotient will be output to D00121 and D00120 and the remainder to D00123 and D00122.


## 3-11 Conversion Instructions

This section describes instructions used for data conversion.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| BCD-TO-BINARY | BIN | 023 | 331 |
| DOUBLE BCD-TO-DOUBLE <br> BINARY | BINL | 058 | 333 |
| BINARY-TO-BCD | BCD | 024 | 334 |
| DOUBLE BINARY-TO-DOU- <br> BLE BCD | BCDL | 059 | 336 |
| 2'S COMPLEMENT | NEG | 160 | 338 |
| DOUBLE 2'S COMPLEMENT | NEGL | 161 | 339 |
| ASCII CONVERT | ASC | 086 | 341 |
| ASCII TO HEX | HEX | 162 | 345 |
| 16-BIT TO 32-BIT SIGNED <br> BINARY | SIGN | 600 | 349 |

## 3-11-1 BCD-TO-BINARY: BIN(023)

Purpose
Ladder Symbol

Variations

| Variations | Executed Each Cycle for ON Condition | $\mathrm{BIN}(023)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{BIN}(023)$ |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A448 to A959 |
| Auxiliary Bit Area | A000 to A959 | T0000 to T0255 |
| Timer Area | C0000 to C0255 | D00000 to D32767 |
| Counter Area | @ D00000 to @ D32767 |  |
| DM Area | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in binary | --- |  |
| Indirect DM addresses <br> in BCD | DR0 to DR15 |  |
| Constants |  |  |
| Data Resisters |  |  |



## Description

## Flags

## Example

 CIO 0010 is converted to hexadecimal and stored in D00200.|  | BIN |
| :---: | :---: |
|  |  |
|  | 0010 |
|  | D00200 |

## 3-11-2 DOUBLE BCD-TO-DOUBLE BINARY: BINL(058)

## Purpose

Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | BINL(058) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ BINL(058) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | A448 to A958 |
| Work Area | W000 to W254 | A000 to A958 |
| Auxiliary Bit Area | T0000 to T0254 | C0000 to C0254 |
| Timer Area | D00000 to D32766 |  |
| Counter Area | @ D00000 to @ D32767 |  |
| DM Area | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in binary | --- |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants | --- |  |
| Data Resisters | ,IR0 to ,IR15 |  |
| Index Registers | DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> Indirect addressing <br> using Index Registers <br> ,$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

(32-bit binary) data and writes the result to $R$ and $R+1$.

| $\mathrm{S}+1$ | S |
| :---: | :---: | :---: | :---: |
| $(\mathrm{BCD})$ | $(\mathrm{BCD})$ |$\rightarrow$| $(\mathrm{BIN})$ | $(\mathrm{BIN})$ |
| :---: | :---: |

Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of S $+1, \mathrm{~S}$ is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 00000000 hex. <br> OFF in all other cases. |
| Negative Flag | N | OFF |

## Examples

The following diagram shows an example of 8-digit BCD-to-binary conversion.


When CIO 0000.00 is ON in the following example, the 8 -digit BCD value in CIO 0010 and ClO 0011 is converted to hexadecimal and stored in D00200 and D00201.


## 3-11-3 BINARY-TO-BCD: BCD(024)

## Purpose

## Ladder Symbol



S: Source word
R: Result word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operands
S: Source Word
S must be between 0000 and 270F hexadecimal (0000 and 9999 BCD).

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A448 to A959 |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 | C0000 to C0255 |
| Counter Area | D00000 to D32767 |  |
| DM Area |  |  |


| Area | S | R |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 to +2047 ,IR15 <br> , IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

$B C D(024)$ converts the binary data in $S$ to $B C D$ data and writes the result to R.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of $S$ is not between 0000 to 270F hex (0 <br> to 9999 decimal). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |

Precautions

## Example

The content of S must be between 0000 to 270F hex ( 0000 to 9999 decimal).
The following diagram shows an example BCD-to-binary conversion.

$$
\mathrm{S} \begin{array}{c:c:c:c}
15 & 1211 & 87 & 43 \\
\hline 1 & 0 & \mathrm{E} & \mathrm{C} \\
\hline \times 16^{3} \times 16^{2} \times 16^{1} \times 16^{0}
\end{array} \rightarrow \mathrm{R} \begin{array}{c:c:c|c|}
\hline 15 & 1211 & 87 & 43 \\
\hline 4 & 3 & 3 & 2 \\
\hline \times 10^{3} \times 10^{2} \times 10^{1} \times 10^{0}
\end{array}
$$

When CIO 0000.00 is ON in the following example, the 4 -digit hexadecimal value in CIO 0010 is converted to BCD and stored in D00100.



## 3-11-4 DOUBLE BINARY-TO-DOUBLE BCD: BCDL(059)

## Purpose

## Ladder Symbol

S: First source word
R: First result word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Converts 8 -digit hexadecimal (32-bit binary) data to 8 -digit BCD data.


| Variations | Executed Each Cycle for ON Condition | BCDL(059) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @BCDL(059) |
|  | Executed Once for Downward Differentiation | Not supported |

## S: First Source Word

The content of $\mathrm{S}+1$ and S must be between 00000000 and 05F5 E0FF hexadecimal (0000 0000 and 99999999 BCD).

Note S and $\mathrm{S}+1$, as well as D and $\mathrm{D}+1$ must be in the same data area.

## Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to +2047, IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |

## Description

BCDL(059) converts the 8-digit hexadecimal (32-bit binary) data in S and $\mathrm{S}+1$ to 8 -digit BCD data and writes the result to R and $\mathrm{R}+1$.

| S+1 | S | R+1 | R |
| :---: | :---: | :---: | :---: |
| (BIN) | (BIN) | (BCD) | (BCD) |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of S and S+1 is not between 0000 0000 <br> to 05F5 EOFF hexadecimal (0000 0000 to 99999999 <br> decimal). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000 0000. <br> OFF in all other cases. |

## Precautions

Examples
The content of S+1 and S must be between 00000000 to 05F5 E0FF hex (0000 0000 to 99999999 decimal).

The following diagram shows an example of 8-digit BCD-to-binary conversion.

$\times 16^{7} \times 16^{6} \times 16^{5} \times 16^{4} \times 16^{3} \times 16^{2} \times 16^{1} \times 16^{0}$


When CIO 0000.00 is ON in the following example, the hexadecimal value in CIO 0011 and CIO 0010 is converted to a BCD value and stored in D00101 and D00100.


## 3-11-5 2'S COMPLEMENT: NEG(160)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description



S: Source word
R: Result word

| Variations | Executed Each Cycle for ON Condition | NEG(160) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @NEG(160) |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A448 to A959 |
| Auxiliary Bit Area | A000 to A959 | T0000 to T0255 |
| Timer Area | C0000 to C0255 |  |
| Counter Area | D00000 to D32767 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | \#0000 to \#FFFF <br> (binary) |  |
| Indirect DM addresses <br> in BCD | DR0 to DR15 |  |
| Constants | --- |  |
| Data Resisters | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> Index Registers <br> IR0+(++) to ,IR15+(++) <br> Indirect addressing <br> using Index Registers |  |

Calculates the 2's complement of a word of hexadecimal data.

NEG(160) calculates the 2's complement of $S$ and writes the result to $R$. The 2's complement calculation basically reverses the status of the bits in $S$ and adds 1.

2's complement
(Complement + 1)
(S)
(R)

Note This operation (reversing the status of the bits and adding 1) is equivalent to subtracting the content of $S$ from 0000.

Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of the result is ON. <br> OFF in all other cases. |

Note The result for 8000 hex will be 8000 hex.
Example
When CIO 0000.00 is ON in the following example, $\mathrm{NEG}(160)$ calculates the 2's complement of the content of D00100 and writes the result to D00200.


## 3-11-6 DOUBLE 2'S COMPLEMENT: NEGL(161)

## Purpose

## Ladder Symbol

S: First source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | NEGL(161) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @NEGL(161) |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 | A448 to A958 |
| Auxiliary Bit Area | A000 to A958 |  |
| Timer Area | T0000 to T0254 | C0000 to C0254 |
| Counter Area | D00000 to D32766 |  |
| DM Area |  |  |


| Area | S | R |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFFF <br> (binary) |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(--)IR15 |  |

## Description

Note $S$ and $S+1$ as well as $R$ and $R+1$ must be in the same data area
NEGL(161) calculates the 2 's complement of $S+1$ and $S$ and writes the result to $\mathrm{R}+1$ and R . The 2's complement calculation basically reverses the status of the bits in $\mathrm{S}+1$ and S and adds 1 .

$$
\frac{(\mathrm{S}+1, \mathrm{~S})}{} \xrightarrow{\substack{\text { 2's complement } \\(\text { Complement }+1)}}(\mathrm{R}+1, \mathrm{R})
$$

Note This operation (reversing the status of the bits and adding 1) is equivalent to subtracting the content of S+1 and S from 00000000.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result is 00000000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of $\mathrm{R}+1$ is ON. <br> OFF in all other cases. |

Note The result for 80000000 hex will be 80000000 hex.
When ClO 0000.00 is ON in the following example, NEGL(161) calculates the 2's complement of the content of D00101 and D00100 and writes the result to D00201 and D00200.


## Example


D00101


Actual
calculation

Reverse bit status

$\downarrow$ Add 1

D00201 $\qquad$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | A | 9 | 8 | 8 |
|  |  |  |  |  |



## 3-11-7 ASCII CONVERT: ASC(086)

## Purpose

Ladder Symbol


S: Source word
Di: Digit designator
D: First destination word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Converts 4-bit hexadecimal digits in the source word into their 8-bit ASCII equivalents. This instruction can be used only in the Coordinator Module.

| Variations | Executed Each Cycle for ON Condition | ASC(086) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ ASC(086) |
|  | Executed Once for Downward Differentiation | Not supported |

## S: Source Word

Up to four digits in the source word can be converted. The digits are numbered 0 to 3 , right to left.

S | 15 | 1211 | 8 | 4 | 43 |
| :--- | :--- | :--- | :--- | :--- |
| Digit 3 | Digit 2 | Digit 1 | Digit 0 |  |

All data starting from the first digit to be converted is taken as hexadecimal data and converted to ASCII. Digit 0 follows digit 3.

## Di: Digit Designator

The digit designator specifies various parameters for the conversion, as shown in the following diagram.


ASCII characters are stored from the first byte receive

Note: D and D+2 must be in the same area.

## D: First destination word

The converted ASCII data is written to the destination word(s) beginning with the specified byte in $D$. Three destination words ( $D$ to $D+3$ ) will be required if 4 digits are being converted and the leftmost byte is selected as the first byte in D. The destination words must be in the same data area.

Any bytes in the destination word(s) that are not overwritten with ASCII data will be left unchanged.

## Operand Specifications

| Area | S | Di | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | Specified values only | --- |
| Data Resisters | DR0 to DR15 |  | --- |


| Area | S | Di | D |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing | IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047,IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |  |  |

## Description

ASC(086) treats the contents of $S$ as 4 hexadecimal digits, converts the designated digit(s) of S into their 8-bit ASCII equivalents, and writes this data into the destination word(s) beginning with the specified byte in D .


## Parity

It is possible to specify the parity of the ASCII data for use in error control during data transmissions. The leftmost bit of each ASCII character will be automatically adjusted for even, odd, or no parity.
When no parity ( 0 ) is designated, the leftmost bit will always be zero. When even parity (1) is designated, the leftmost bit will be adjusted so that the total number of ON bits is even. When odd parity (2) is designated, the leftmost bit of each ASCII character will be adjusted so that there is an odd number of ON bits. The status of the parity bit does not affect the meaning of the ASCII code.
Examples of even parity:
When adjusted for even parity, ASCII "31" (00110001) will be "B1" (10110001: parity bit turned ON to create an even number of ON bits); ASCII " 36 " ( 00110110 ) will be " 36 " (00110110: parity bit remains OFF because the number of ON bits is already even).
Examples of odd parity:
When adjusted for odd parity, ASCII " 36 " (00110110) will be "B6" (10110110: parity bit turned ON to create an odd number of ON bits); ASCII "46" ( 01000110 ) will be " 46 " ( 01000110 : parity bit remains OFF because the number of ON bits is already odd).

## Examples of Di

When two or more digits are being converted, ASC(086) will read the bytes in $S$ from right to left and will wrap around to the rightmost byte if necessary. The following diagram shows some example values for Di and the conversions that they produce.


## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the content of Di is not within the specified ranges. <br> OFF in all other cases. |

## Example

When CIO 0000.00 is ON in the following example, $\mathrm{ASC}(086)$ converts three hexadecimal digits in D00100 (beginning with digit 1) into their ASCII equivalents and writes this data to D00200 and D00201 beginning with the leftmost byte in D00200. In this case, a digit designator of \#0121 specifies no parity, the starting byte (when writing) $=$ leftmost byte, the number of digits to read $=$ 3 , and the starting digit (when reading) = digit 1 .

| 0000.00 |  |  |
| ---: | ---: | ---: |
|  | ASC |  |
|  | S | D00100 |
|  | Di | \#0121 |
|  | D00200 |  |

Di:


## ASCII Conversion Example

| Contents of digit being <br> converted |  |  |  | Converted (output) data |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Value | Bit status |  |  |  | Code |  |  |  |  |  |  |  | (MSB) |
| 0 | 0 | 0 | 0 | 0 | 30 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 31 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 32 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 | 33 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 | 34 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 35 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 | 36 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 | 37 hex | ${ }^{*}$ | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 38 hex | ${ }^{*}$ | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 | 39 hex | ${ }^{*}$ | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| A | 1 | 0 | 1 | 0 | 41 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| B | 1 | 0 | 1 | 1 | 42 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| C | 1 | 1 | 0 | 0 | 43 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| D | 1 | 1 | 0 | 1 | 44 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| E | 1 | 1 | 1 | 0 | 45 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| F | 1 | 1 | 1 | 1 | 46 hex | ${ }^{*}$ | 1 | 0 | 0 | 0 | 1 | 1 | 0 |

*: Parity bit: Depends on parity designation.

## 3-11-8 ASCII TO HEX: HEX(162)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

Operands

| Variations | Executed Each Cycle for ON Condition | HEX(162) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @HEX(162) |
|  | Executed Once for Downward Differentiation | Not supported |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Converts up to 4 bytes of ASCII data in the source word to their hexadecimal equivalents and writes these digits in the specified destination word. This instruction can be used only in the Coordinator Module.

| HEX(162) | S: First source word |
| :---: | :---: |
| S |  |
| Di | Di: Digit designator |
| D | D: Destination word |

## S: First Source Word

The contents of the source words are treated as ASCII data. Up to three source words can be used. (Three source words will be required if 4 bytes are being converted and the leftmost byte is selected as the first byte in S.) The source words must be in the same data area.

## Di: Digit Designator

The digit designator specifies various parameters for the conversion, as shown in the following diagram.


## D: Destination word

The converted hexadecimal digits are written into D from right to left, beginning with the specified first digit. Any digits in the destination word that are not overwritten with the converted data will be left unchanged.

## Operand Specifications

## Description

| Area | S | Di | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | Specified values only | --- |
| Data Resisters | --- | DR0 to DR15 | --- |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |  |  |

HEX(162) treats the contents of the source word(s) as ASCII data representing hexadecimal digits ( 0 to 9 and $A$ to $F$ ), converts the specified number of bytes to hexadecimal, and writes the hexadecimal data to the destination word beginning at the specified digit.

An error will occur if the source words contain data which is not an ASCII equivalent of hexadecimal digits. The following table shows hexadecimal digits and their ASCII equivalents (excluding parity bits).

| Hexadecimal digits (4 bits) | ASCII equivalent (2 hexadecimal digits) |
| :--- | :--- |
| 0 to 9 | 30 to 39 |
| A to $F$ | 41 to 46 |

The following diagram shows the basic operation of $\mathrm{HEX}(162)$ with $\mathrm{Di}=0021$.


## Parity

It is possible to specify the parity of the ASCII data for use in error control during data transmissions. The leftmost bit in each byte is the parity bit. With no parity the parity bit should always be zero, with even parity the status of the parity bit should result in an even number of ON bits, and with odd parity the status of the parity bit should result in an odd number of ON bits.
The following table shows the operation of $\mathrm{HEX}(162)$ for each parity setting.

| Parity setting <br> (leftmost digit of Di) | Operation of HEX(162) |
| :--- | :--- |
| No parity (0) | HEX(162) will be executed only when the parity bit in each <br> byte is 0. An error will occur if a parity bit is non-zero. |
| Even parity (1) | HEX(162) will be executed only when there is an even num- <br> ber of ON bits in each byte. An error will occur if a byte has <br> an odd number of ON bits. |
| Odd parity (2) | HEX(162) will be executed only when there is an odd num- <br> ber of ON bits in each byte. An error will occur if a byte has <br> an even number of ON bits. |

## Examples of Di

When two or more bytes are being converted, $\operatorname{HEX}(162)$ will write the converted digits to the destination word from right to left and will wrap around to the rightmost digit if necessary. The following diagram shows some example values for Di and the conversions that they produce.


## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if there is a parity error in the ASCII data. <br> ON if the ASCII data in the source words is not equivalent <br> to hexadecimal digits <br> ON if the content of Di is not within the specified ranges. <br> OFF in all other cases. |

## Precautions

## Examples

An error will occur and the Error Flag will be turned ON if there is a parity error in the ASCII data, the ASCII data in the source words is not equivalent to hexadecimal digits, or the content of $D i$ is not within the specified ranges.

When CIO 0000.00 is ON in the following example, $\operatorname{HEX}(162)$ converts the ASCII data in D00100 and D00101 according to the settings of the digit designator. ( $\mathrm{Di}=\# 0121$ specifies no parity, the starting byte (when reading) $=$ leftmost byte, the number of bytes to read $=3$, and the starting digit (when writing) = digit 1.)
HEX(162) converts three bytes of ASCII data (3 characters) beginning with the leftmost byte of D00100 into their hexadecimal equivalents and writes this data to D00200 beginning with digit 1 .


When CIO 0000.00 is ON in the following example, $\mathrm{HEX}(162)$ converts the ASCII data in D00010 beginning with the rightmost byte and writes the hexadecimal equivalents in D00300 beginning with digit 1.
The digit designator setting of \#1011 specifies even parity, the starting byte (when reading) $=$ rightmost byte, the number of bytes to read $=2$, and the starting digit (when writing) $=$ digit 1. )


## 3-11-9 16-BIT TO 32-BIT SIGNED BINARY: SIGN(600)

## Purpose

Ladder Symbol


S: Source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | SIGN(600) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ SIGN(600) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to CIO 6142 |
| Work Area | W000 to W255 | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 | A448 to A958 |
| Timer Area | T0000 to T0255 | T0000 to T0254 |
| Counter Area | C0000 to C0255 | C0000 to C0254 |
| DM Area | D00000 to D32767 | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |


| Area | S | R |
| :---: | :---: | :---: |
| Constants | \#0000 to \#FFFF (binary) | --- |
| Data Registers | DR0 to DR15 | --- |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |  |

## Description

Note $R$ and $R+1$ must be in the same data area.
SIGN(600) converts the 16-bit signed binary number in $S$ to its 32-bit signed binary equivalent and writes the result in R+1 and R.
The conversion is accomplished by copying the content of $S$ to $R$ and writing FFFF to $R+1$ if bit 15 of $S$ is 1 or writing 0000 to $R+1$ if bit 15 of $S$ is 0 .


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if the result is 00000000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of R+1 is ON. <br> OFF in all other cases. |

## Example

When CIO 000000 is ON in the following example, $\operatorname{SIGN}(600)$ converts the 16-bit signed binary content of D00100 (\#8000 = -32,768 decimal) to its 32bit equivalent (\#FFFF $8000=-32,768$ decimal) and writes that result to D00201 and D00200.


## 3-12 Logic Instructions

## Logic Instructions

This section describes instructions which perform logic operations on word data.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| LOGICAL AND | ANDW | 034 | 351 |
| DOUBLE LOGICAL AND | ANDL | 610 | 353 |
| LOGICAL OR | ORW | 035 | 354 |
| DOUBLE LOGICAL OR | ORWL | 611 | 356 |
| EXCLUSIVE OR | XORW | 036 | 358 |
| DOUBLE EXCLUSIVE OR | XORL | 612 | 360 |
| EXCLUSIVE NOR | XNRW | 037 | 362 |
| DOUBLE EXCLUSIVE NOR | XNRL | 613 | 363 |
| COMPLEMENT | COM | 029 | 365 |
| DOUBLE COMPLEMENT | COML | 614 | 366 |

## 3-12-1 LOGICAL AND: ANDW(034)

## Purpose

Ladder Symbol


## Variations

| Variations | Executed Each Cycle for ON Condition | ANDW(034) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ANDW(034) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |  |
| :--- | :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6143 | A448 to A959 |  |  |
| Work Area | W000 to W255 |  |  |  |
| Auxiliary Bit Area | A000 to A959 | T0000 to T0255 |  |  |
| Timer Area | C0000 to C0255 | D00000 to D32767 | --- |  |
| Counter Area | @ D00000 to @ D32767 |  |  |  |
| DM Area | *D00000 to *D32767 |  |  |  |
| Indirect DM addresses <br> in binary | \#0000 to \#FFFF <br> (binary) |  |  |  |
| Indirect DM addresses <br> in BCD |  |  |  |  |
| Constants |  |  |  |  |

## Description

## Flags

## Precautions

## Examples

| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 |  |  |
|  | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

ANDW(034) takes the logical AND of data specified in $I_{1}$ and $I_{2}$ and outputs the result to R .

- The logical AND is taken of corresponding bits in $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ in succession.
- When the contents of corresponding bits in both $I_{1}$ and $I_{2}$ are 1 , a 1 will be output to the corresponding bit in $R$. When one or more bits is 0 , a 0 will be output to the corresponding bit in R.
$\mathrm{I}_{1}, \mathrm{I}_{\mathbf{2}} \rightarrow \mathrm{R}$

| $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{l}_{\mathbf{2}}$ | $\mathbf{R}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When ANDW(034) is executed, the Error Flag will turn OFF.
If as a result of the AND, the content of R is 0000 hex, the Equals Flag will turn ON.
If as a result of the AND, the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical AND will be taken of corresponding bits in CIO 0010 and CIO 0020 , and the results will be output to corresponding bits in D00200.


Note: The vertical arrow indicates logical AND.

## 3-12-2 DOUBLE LOGICAL AND: ANDL(610)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ |  |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6142 |  |  |
| Work Area | W000 to W254 |  |  |
| Auxiliary Bit Area | A000 to A958 |  | A448 to |
| Timer Area | T0000 to T0254 |  |  |
| Counter Area | C0000 to C0254 |  |  |
| DM Area | D00000 to D32766 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  | --- |
| Data Resisters | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to , IR15 <br> -2048 to +2047 ,IRO to -2048 to +2047 ,IR15 <br> DR0 to DR15, IRO to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |  |  |

Description

Takes the logical AND of corresponding bits in double words of word data and/ or constants.

$I_{1}$ : Input 1
$\mathbf{I}_{2}$ : Input 2
R: Result word

| Variations | Executed Each Cycle for ON Condition | ANDL(610) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{ANDL}(610)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

ANDL(610) takes the logical AND of data specified in $I_{1}, l_{1}+1$ and $I_{2}, I_{2}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1$.
$\left(I_{1}, I_{1}+1\right),\left(I_{2}, I_{2}+1\right) \rightarrow(R, R+1)$

| $\mathbf{l}_{\mathbf{1}}, \mathbf{l}_{\mathbf{1}} \mathbf{+ 1}$ | $\mathbf{l}_{\mathbf{2}}, \mathbf{l}_{\mathbf{2}} \mathbf{+}$ | $\mathbf{R}, \mathbf{R}+\mathbf{1}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 0 |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R+1 is 1. <br> OFF in all other cases. |

## Precautions

## Examples

When ANDL(610) is executed, the Error Flag will turn OFF.
If as a result of the AND, the content of R, R+1 is 00000000 hex, the Equals Flag will turn ON.
If as a result of the AND, the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical AND will be taken of corresponding bits in $\mathrm{CIO} 0011, \mathrm{ClO} 0010$ and $\mathrm{CIO} 0021, \mathrm{CIO} 0020$ and the results will be output to corresponding bits in D00201 and D00200.


Note: The vertical arrow indicates logical AND.

## 3-12-3 LOGICAL OR: ORW(035)

## Purpose

## Ladder Symbol


$\mathrm{I}_{1}$ : Input 1
$I_{2}$ : Input 2
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | ORW(035) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ORW(035) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | $\mathrm{I}_{1}$ $\mathrm{I}_{2}$ | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 |  |
| Work Area | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A959 | A448 to A959 |
| Timer Area | T0000 to T0255 |  |
| Counter Area | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF (binary) | --- |
| Data Resisters | DR0 to DR15 |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{gathered} \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{gathered}$ |  |

## Description

ORW(035) takes the logical OR of data specified in $I_{1}$ and $I_{2}$ and outputs the result to R .

- The logical OR is taken of corresponding bits in $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ in succession.
- When either one of the corresponding bits in $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ is 1 , a 1 will be output to the corresponding bit in R. When both of them are 0 , a 0 will be output to the corresponding bit in $R$.
$\mathrm{I}_{1}+\mathrm{I}_{2} \rightarrow \mathrm{R}$

| $\mathbf{l}_{\mathbf{1}}$ | $\mathbf{l}_{\mathbf{2}}$ | $\mathbf{R}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When ORW(035) is executed, the Error Flag will turn OFF.
If as a result of the OR, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the OR, the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

## Examples



When the execution condition CIO 0000.00 is ON , the logical OR will be taken of corresponding bits in CIO 0020 and CIO 0030 , and the results will be output to corresponding bits in D00500.


Note: The vertical arrow indicates logical OR.

## 3-12-4 DOUBLE LOGICAL OR: ORWL(611)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | ORWL(611) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ORWL(611) |
|  | Executed Once for Downward Differentiation | Not supported. |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | A448 to A958 |  |
| Work Area | W000 to W254 |  |  |
| Auxiliary Bit Area | A000 to A958 | T0000 to T0254 |  |
| Timer Area | C0000 to C0254 | D00000 to D32766 |  |
| Counter Area | @ D00000 to @ D32767 |  |  |
| DM Area | *D00000 to *D32767 |  |  |
| Indirect DM addresses <br> in binary | \#0000 0000 to \#FFFF FFFF <br> (binary) |  |  |
| Indirect DM addresses <br> in BCD | --- |  |  |
| Constants |  |  |  |
| Data Resisters |  |  |  |


| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing | IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

ORWL(611) takes the logical OR of data specified in $I_{1}, l_{1}+1$ and $I_{2}, l_{2}+1$ as double-word data and outputs the result to $\mathrm{R}, \mathrm{R}+1$.

- When any of the corresponding bits in $I_{1}, I_{1}+1, I_{2}$, and $I_{2}+1$ are 1 , a 1 will be output to the corresponding bit in $\mathrm{R}, \mathrm{R}+1$. When both of them are 0 , a 0 will be output to the corresponding bit in $\mathrm{R}, \mathrm{R}+1$.
$\left(I_{1}, l_{1}+1\right)+\left(I_{2}, I_{2}+1\right) \rightarrow(R, R+1)$

| $\mathbf{I}_{\mathbf{1}}, \mathbf{l}_{\mathbf{1}} \mathbf{+ 1}$ | $\mathbf{I}_{\mathbf{2}}, \mathbf{l}_{\mathbf{2}} \mathbf{+ 1}$ | $\mathbf{R}, \mathbf{R}+\mathbf{1}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When ORWL(611) is executed, the Error Flag will turn OFF.
If as a result of the OR, the content of R, R+1 is 00000000 hex, the Equals Flag will turn ON.
If as a result of the OR, the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

## Examples

When the execution condition CIO 0000.00 is ON , the logical OR will be taken of corresponding bits in $\mathrm{ClO} 0021, \mathrm{ClO} 0020$ and $\mathrm{CIO} 0031, \mathrm{ClO} 0030$ and the results will be output to corresponding bits in D00501 and D00500.



Note: The vertical arrow indicates logical OR.

## 3-12-5 EXCLUSIVE OR: XORW(036)

## Purpose

## Ladder Symbol

$I_{1}$ : Input 1
$I_{2}$ : Input 2
R: Result word
Takes the logical exclusive OR of corresponding bits in single words of word data and/or constants.


| Variations | Executed Each Cycle for ON Condition | XORW(036) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @XORW(036) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 | A448 to A959 |  |
| Auxiliary Bit Area | A000 to A959 |  |  |
| Timer Area | T0000 to T0255 | C0000 to C0255 | --- |
| Counter Area | D00000 to D32767 |  |  |
| DM Area | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |  |
| Indirect DM addresses <br> in BCD | \#0000 to \#FFFF <br> (binary) |  |  |
| Constants | DR0 to DR15 |  |  |
| Data Resisters |  |  |  |

## Description

## Flags

## Precautions

## Examples



| Area | $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing | ,IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

XORW(036) takes the logical exclusive OR of data specified in $I_{1}$ and $I_{2}$ and outputs the result to R.

- The logical exclusive OR is taken of corresponding bits in $I_{1}$ and $I_{2}$ in succession.
- When the contents of corresponding bits of $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ are different, a 1 will be output to the corresponding bit of $R$ and when they are the same, 0 will be output to the corresponding bit in R .
$\mathrm{I}_{1}, \overline{I_{2}}+\bar{I}_{1}, \mathrm{I}_{2} \rightarrow \mathrm{R}$

| $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{R}$ |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When $\operatorname{XORW}(036)$ is executed, the Error Flag will turn OFF.
If as a result of the OR, the content of $R$ is 0000 hex, the Equals Flag will turn ON.
If as a result of the OR, the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical exclusive OR will be taken of corresponding bits in CIO 0010 and D01000, and the results will be output to corresponding bits in D01200.


Note: The symbol indicates logical exclusive OR.

## 3-12-6 DOUBLE EXCLUSIVE OR: XORL(612)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

## Flags

## Precautions

## Examples



XORL(612) takes the logical exclusive OR of data specified in $I_{1}, l_{1}+1$ and $I_{2}$, $\mathrm{I}_{2}+1$ as double-word data and outputs the result to $\mathrm{R}, \mathrm{R}+1$.

- When the contents of any of the corresponding bits in $I_{1}, l_{1}+1, l_{2}$, and $I_{2}+1$ are different, a 1 will be output to the corresponding bit it $\mathrm{R}, \mathrm{R}+1$. When both of them are the same, a 0 will be output to the corresponding bit in $R$, $\mathrm{R}+1$.
$\left(I_{1}, l_{1}+1\right),\left(\overline{\left(I_{2}, I_{2}+1\right)}+\overline{\left(I_{1}, I_{1}+1\right.}\right),\left(I_{2}, I_{2}+1\right) \rightarrow(R, R+1)$

| $\mathbf{I}_{\mathbf{1}}, \mathbf{I}_{\mathbf{1}} \mathbf{+ 1}$ | $\mathbf{I}_{\mathbf{2}}, \mathbf{I}_{\mathbf{2}} \mathbf{+ 1}$ | $\mathbf{R}, \mathbf{R + 1}$ |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When XORL(612) is executed, the Error Flag will turn OFF.
If as a result of the exclusive OR, the content of R, R+1 is 00000000 hex, the Equals Flag will turn ON.
If as a result of the exclusive OR, the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical exclusive OR will be taken of corresponding bits in CIO 0011, CIO 0010 and D01001, D01000 and the results will be output to corresponding bits in D01201 and D01200.


Note: The symbol indicates logical exclusive OR.

## 3-12-7 EXCLUSIVE NOR: XNRW(037)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Takes the logical exclusive NOR of corresponding single words of word data and/or constants.


| Variations | Executed Each Cycle for ON Condition | XNRW(037) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @XNRW(037) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Area | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  | A448 to A959 |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | \#0000 to \#FFFF (binary) |  | --- |
| Data Resisters | DR0 to DR15 |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \text {,IR0 to ,IR15 } \\ & -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & , \text { IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |  |

XNRW(037) takes the logical exclusive NOR of data specified in $I_{1}$ and $I_{2}$ and outputs the result to R.

- The logical exclusive NOR is taken of corresponding bits in $I_{1}$ and $I_{2}$ in succession.


## Flags

## Precautions

## Examples



- When the contents of corresponding bits of $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$ are different, a 0 will be output to the corresponding bit of $R$ and when they are the same, 1 will be output to the corresponding bit in R .
$I_{1}, I_{2}+\bar{I}_{1}, \bar{I}_{2} \rightarrow R$

| $\mathbf{I}_{\mathbf{1}}$ | $\mathbf{I}_{\mathbf{2}}$ | $\mathbf{R}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When XNRW(037) is executed, the Error Flag will turn OFF.
If as a result of the NOR, the content of R is 0000 hex, the Equals Flag will turn ON.
If as a result of the NOR, the leftmost bit of $R$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical exclusive NOR will be taken of corresponding bits in CIO 0010 and CIO 0100 , and the results will be output to corresponding bits in D00500.


Note: The symbol indicates logical exclusive NOR.

## 3-12-8 DOUBLE EXCLUSIVE NOR: XNRL(613)

Purpose

## Ladder Symbol

Takes the logical exclusive NOR of corresponding bits in double words of word data and/or constants.


## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications


## Description

XNRL(613) takes the logical exclusive NOR of data specified in $\mathrm{I}_{1}, \mathrm{l}_{1}+1$ and $\mathrm{I}_{2}$, $\mathrm{I}_{2}+1$ and outputs the result to $\mathrm{R}, \mathrm{R}+1$.

- When the contents of any of the corresponding bits in $I_{1}, l_{1}+1, I_{2}$, and $I_{2}+1$ are different, a 0 will be output to the corresponding bit in $\mathrm{R}, \mathrm{R}+1$. When both of them are the same, a 1 will be output to the corresponding bit in R , $\mathrm{R}+1$.
$\left.\left(I_{1}, l_{1}+1\right),\left(I_{2}, l_{2}+1\right)+\overline{\left(l_{1}, l_{1}+1\right.}\right), \overline{\left(I_{2}, I_{2}+1\right)} \rightarrow(R, R+1)$

| $\mathbf{l}_{\mathbf{1}}, \mathbf{l}_{\mathbf{1}} \mathbf{+ 1}$ | $\mathbf{l}_{2, \mathbf{l}}^{\mathbf{2}} \mathbf{+ 1}$ | $\mathbf{R}, \mathbf{R}+\mathbf{1}$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 00000000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R+1 is 1. <br> OFF in all other cases. |

When XNRL(613) is executed, the Error Flag will turn OFF.
If as a result of the exclusive NOR, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.

## Examples

If as a result of the exclusive NOR, the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

When the execution condition CIO 0000.00 is ON , the logical exclusive NOR will be taken of corresponding bits in $\mathrm{CIO} 0011, \mathrm{CIO} 0010$, and CIO 0101 , CIO 0100 and the results will be output to corresponding bits in D00501 and D00500.


Note: The symbol indicates logical exclusive NOR.

## 3-12-9 COMPLEMENT: COM(029)

## Purpose

## Ladder Symbol



Wd: Word

## Variations

| Variations | Executed Each Cycle for ON Condition | $\operatorname{COM}(029)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{COM}(029)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |
| Work Area | W000 to W255 |
| Auxiliary Bit Area | A448 to A959 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| DM Area | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | $---\quad$ |
| Data Resisters | DR0 to DR15 |

## Description

| Area | Wd |
| :--- | :--- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 |
|  | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
|  | , IR0+(++) to ,IR15+(++) |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |

COM(029) reverses the status of every bit in the specified word.
$\overline{\mathrm{Wd}} \rightarrow \mathrm{Wd}: 1 \rightarrow 0$ and $0 \rightarrow 1$
Note When using the COM instruction, be aware that the status of each bit will change each cycle in which the execution condition is ON.

## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R is 1. <br> OFF in all other cases. |

When COM(029) is executed, the Error Flag will turn OFF.
If as a result of COM, the content of R is 0000 hex, the Equals Flag will turn ON.
If as a result of COM, the leftmost bit of R is 1 , the Negative Flag will turn ON .
When CIO 0000.00 is ON in the following example, the status of each bit in D00100 will be reversed.


## 3-12-10 DOUBLE COMPLEMENT: COML(614)

## Purpose

Turns OFF all ON bits and turns ON all OFF bits in Wd and $\mathrm{Wd}+1$.

## Ladder Symbol



Wd: 1st word

## Variations

| Variations | Executed Each Cycle for ON Condition | $\operatorname{COML}(614)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{COML}(614)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | Wd |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A448 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 <br> to +2047, IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15 $+(++)$ <br> ,$-(--)$ IR0 to,$-(--)$ IR15 |

## Description

COML(614) reverses the status of every bit in Wd and $\mathrm{Wd}+1$.
$(\mathrm{Wd}+1, \mathrm{Wd}) \rightarrow(\mathrm{Wd}+1, \mathrm{Wd})$
Note When using the COML instruction, be aware that the status of each bit will change each cycle in which the execution condition is ON.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON when the result is 0000 0000 hex. <br> OFF in all other cases. |
| Negative Flag | N | ON when the leftmost bit of R+1 is 1. <br> OFF in all other cases. |

## Precautions

## Examples



When COML(614) is executed, the Error Flag will turn OFF.
If as a result of COML, the content of $\mathrm{R}, \mathrm{R}+1$ is 00000000 hex, the Equals Flag will turn ON.
If as a result of COML, the leftmost bit of $\mathrm{R}+1$ is 1 , the Negative Flag will turn ON.

When ClO 0000.00 is ON in the following example, the status of each bit in D00100 and D00101 will be reversed.


## 3-13 Special Math Instructions

This section describes instructions used for special math calculations.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| ARITHMETIC PROCESS | APR | 069 | 368 |
| BIT COUNTER | BCNT | 067 | 375 |
| VIRTUAL AXIS | AXIS | 981 | 376 |

## 3-13-1 ARITHMETIC PROCESS: APR(069)

## Purpose

Calculates the linear extrapolation of the source data (16-bit or 32-bit binary). The linear extrapolation function allows any relationship between $X$ and $Y$ to be approximated with line segments.
The high-speed counter PV can be used directly as input data.
With the Motion Control Modules, the linear extrapolation data table can be transferred to the high-speed buffer so the linear extrapolation calculations can be processed at high speed.

## Ladder Symbol



T: First word of linear extrapolation data table
S: Source data
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | APR(069) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @APR(069) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

| Operand | Value | Data range |
| :--- | :--- | :--- |
| T | Data area address | --- (See note.) |
| S | 16 -bit unsigned binary data | 0000 to 65,535 |
|  | 16-bit signed binary data | $-32,768$ to 32,767 |
|  | 32 -bit signed binary data | $-2,147,483,648$ to $2,147,483,647$ |
|  | 32-bit unsigned binary data | 00000000 to $4,294,967,295$ |
|  | 16-bit signed binary data | $-32,768$ to 32,767 |
|  | 32 -bit signed binary data | $-2,147,483,648$ to $2,147,483,647$ |

Note T is the first word of the range containing the linear extrapolation data table (binary).

## Operand Specifications

| Area | T | S | R |
| :--- | :--- | :--- | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 | A448 to A959 |  |
| Auxiliary Bit Area | A000 to A959 |  |  |



Operand Description (Table Words)

The following diagrams show the structure of the linear extrapolation data table for the various data formats.

## Unsigned Integer Data (Binary)



Number of coordinates minus one (m-1), 01 to FF hex $(2 \leq m \leq 256)$
Source data specifier
00: Data contained in word address $S$
01: High-speed counter 1 PV
10: High-speed counter 2 PV
Sign indicator for $S$ and $D$
0 : Unsigned data

## Signed Integer Data (Binary)

 Number of coordinates minus one ( $m-1$ ), 01 to FF hex $(2 \leq m \leq 256)$
Source data specifier
00: Data contained in word address $S$
Data length specifier (when S contains signed word data)
0 : 16-bit signed binary data
1: 32-bit signed binary data
Sign indicator for $S$ and $D$
1: Signed data
High-speed Buffer Transfer of Extrapolation Table (FQM1-MMP22 and FQM1-MMA22 Only)


High-speed buffer linear extrapolation calculation

## High-speed Buffer Linear Extrapolation Calculation (FQM1-MMP22 and FQM1-MMA22 Only)



- Do not transfer high-speed buffer (0)
- High-speed buffer linear extrapolation calculation (1)


Note The X coordinates must be in ascending order: $\mathrm{X}_{1}<\mathrm{X}_{2}<\ldots<\mathrm{X}_{\mathrm{m}}$. Input all values of $\left(X_{n}, Y_{n}\right)$ as binary data, regardless of the data format specified in control word $T$.

Description of the Linear Extrapolation Function

APR(069) processes the input data specified in $S$ with the following equation and the line-segment data $\left(X_{n}, Y_{n}\right)$ specified in the table beginning at $T+1$. The result is output to the destination word(s) specified with D.


1. For $S<X_{0}$

Converted value $=Y_{0}$
2. For $X_{0} \leq S \leq X_{\text {max }}$, if $X_{n}<S<X_{n+1}$

Converted value $=Y_{n}+\left[\left\{Y_{n}+1-Y_{n}\right\}\left\{\left\{X_{n}+1-X_{n}\right\}\right] \times\left[\right.\right.$ Input data $\left.S-X_{n}\right\}$

3. $X_{\text {max }}<S$

Converted value $=Y_{\text {max }}$
Up to 256 endpoints can be stored in the line-segment data table beginning at $\mathrm{T}+1$. The following 3 kinds of $\mathrm{I} / \mathrm{O}$ data can be used:

- 16-bit unsigned binary input data/32-bit unsigned binary output data
- 16-bit signed binary I/O data
- 32-bit signed binary I/O data


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the X coordinates in the table starting at T are not in <br> ascending order $\left(\mathrm{X}_{1} \leq \mathrm{X}_{2} \leq \ldots \leq \mathrm{X}_{\mathrm{m}}\right)$. <br> ON if bits 9 and 8 of T are not 00, 01 or 10. <br> ON if there is an error in the linear extrapolation data table <br> starting at T. <br> ON if the linear extrapolation calculation's source data is <br> not within the defined graph. <br> ON if APR(069) is being used in a Coordinator Module <br> and the source data is set to high-speed counter data. <br> ON if APR(069) is being used in a Coordinator Module <br> and high-speed buffer linear extrapolation is selected. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of $D$ is ON. <br> OFF in all other cases. |

- An error will occur and the ER Flag will be turned ON if the X coordinates are not in ascending order $\left(\mathrm{X}_{1}<\mathrm{X}_{2}<\ldots<\mathrm{X}_{\mathrm{m}}\right)$.
- The Equals Flag will be turned ON if the calculation result in D or D and $\mathrm{D}+1$ is 0 , as shown in the following table.)

| Data format | Content of D (or |
| :--- | :--- |
| Unsigned 16-bit data | 00000000 hex |
| Signed 16-bit data | 0000 hex |
| Signed 32-bit data | 00000000 hex |

- The N Flag will be turned ON if the most significant bit of the calculation result ( $D$ or $D$ and $D+1$ ) is 1 .


## Examples

## Linear Extrapolation Using 16-bit Unsigned Binary Data

APR(069) processes the input data specified in $S$ based on the control data in T and the line-segment data specified in the table beginning at $\mathrm{T}+1$. The result is output to $D$.
The following table shows the control data in T .

| Bit | Setting name | Setting |
| :--- | :--- | :--- |
| 15 | High-speed buffer calculation specifier | 0: Normal <br> 1: High-speed buffer |
| 14 | Linear approximation data table to <br> high-speed buffer transfer | 0: Do not transfer <br> $1:$ Transfer |
| 13 | High-speed buffer specifier <br> (See note.) | $0:$ Buffer 1 <br> $1:$ Buffer 2 |
| 12 | --- | 1 |
| 08 to 11 | --- | 0000 |
| 00 to 07 | $\mathrm{~m}-1$ (m is the number of coordinates.) |  |

Note Bit 13 determines the processing of source data S.
When bit 13 is 0 , the source data in $S$ is used as the input data.
When bit 13 is 1 , the source data is subtracted from the maximum $X$ value and that result $\left(X_{m}-S\right)$ is used as the input data. Use this method when the extrapolation data table is based on the Y -axis instead of the X -axis.


| Word | Coordinate |
| :--- | :--- |
| $T+1$ | $X_{m}$ (max. $X$ value) |
| $T+2$ | $Y_{0}$ (rightmost 16 bits) |
| $T+3$ | $Y_{0}$ (leftmost 16 bits) |
| $T+4$ | $X_{1}$ |
| $T+5$ | $Y_{1}$ (rightmost 16 bits) |
| $T+6$ | $Y_{1}$ (leftmost 16 bits) |
| $\downarrow$ | $\downarrow$ |
| $T+(3 m+1)$ | $X_{m}$ |
| $T+(3 m+2)$ | $Y_{m}$ (rightmost 16 bits) |
| $T+(3 m+3)$ | $Y_{m}$ (leftmost 16 bits) |

- $Y_{n}=f\left(X_{n}\right), Y_{0}=f\left(X_{0}\right)$
- Be sure that $X_{n-1}<X_{n}$ in all cases.
- Input all values of $\left(X_{n}, Y_{n}\right)$ as binary data.

This example shows how to construct a linear extrapolation with 12 coordinates. The block of data is continuous, as it must be, from D00000 to D0039 ( T to $\mathrm{T}+(3 \times 12+3)$ ). The input data is taken from CIO 0010 , and the result is output to CIO 0011 and CIO 0011.


In this case, the source word, CIO 0010 , contains 0014 , and $\mathrm{f}(0014)=$ 004 E 74 DF is output to D and $\mathrm{D}+1, \mathrm{CIO} 0011$ and CIO 0011.


The linear-extrapolation calculation is shown below.

$$
\begin{aligned}
Y= & 00 E D 0 F 00+\frac{000 F 0402-00 E D 0 F 00}{001 A-0005} \times(0014-0005) \\
& =00 E D 0 F 00-(A 92 C F \times 000 F) \\
& =004 E 74 D F \quad \text { Values are all hexadecimal }(\mathrm{Hex}) .
\end{aligned}
$$

## 3-13-2 BIT COUNTER: BCNT(067)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

## Operand Specifications

## Description



| Variations | Executed Each Cycle for ON Condition | BCNT(067) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ BCNT(067) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | N | S |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | A448 to A959 |
| Auxiliary Bit Area | A000 to A959 |  |
| Timer Area | T0000 to T0255 | C0000 to C0255 |
| Counter Area | D00000 to D32767 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in BCD | \#0001 to \#FFFF <br> (binary) or \&1 to <br> \&65,535 | --- |
| Constants | DR0 to DR15 | --- |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| Indirect addressing <br> using Index Registers <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |

Counts the total number of ON bits in the specified word(s).

## N : Number of words

The number of words must be 0001 to FFFF (1 to 65,535 words).

## S: First source word

S and $\mathrm{S}+(\mathrm{N}-1)$ must be in the same data area.

BCNT(067) counts the total number of bits that are ON in all words between $S$ and $\mathrm{S}+(\mathrm{N}-1)$ and places the result in R .

## Flags

## Precautions

## Example



| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if $N$ is 0000. <br> ON if result exceeds FFFF. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |

An error will occur if $\mathrm{N}=0000$ or the result exceeds FFFF.
When CIO 0000.00 is ON in the following example, $\mathrm{BCNT}(067)$ counts the total number of ON bits in the 10 words from CIO 0100 through CIO 0109 and writes the result to D00100.


## 3-13-3 VIRTUAL AXIS: AXIS(981)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | AXIS(981) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## M: Mode specifier

\#0000: Relative mode
\#0001: Absolute mode

## C: Calculation cycle

\#0000: 2 ms calculation cycle
\#0001: 1 ms calculation cycle
\#0002: 0.5 ms calculation cycle
\#0003: 3 ms calculation cycle (Can be selected in unit version 3.2 or later.)
\#0004: 4 ms calculation cycle (Can be selected in unit version 3.2 or later.)
T: First Word of Setting Table

| Address |  | Name | Description | Setting range | Set/ monitored |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T |  | Internal pulse count (8-digit hexadecimal) | The present value of internal pulse counter is stored here. | Relative mode: 00000000 to FFFF FFFF <br> Absolute mode: 80000000 to 7FFF FFFF | Monitored (Read) |
| T+1 |  |  |  |  |  |
|  |  |  |  |  |  |
| T+2 | Bit 15 | Virtual pulse output status | Indicates whether or not the virtual pulse output has started. | OFF: Pulse output stopped ON: Pulse being output |  |
|  | Bit 08 |  | Indicates the direction of virtual pulse currently being output. | OFF: CW <br> ON: CCW |  |
|  | Bit 07 |  | Indicates whether or not the virtual pulse output is being counted internally. | OFF: Pulse being counted <br> ON: Target position reached (Counting stopped) |  |
|  | Bit 01 |  | Indicates whether the virtual pulse output is accelerating or decelerating. The status of bit 01 can be logically ANDed with bit 00 to determine the status. For example, if bit $00=1$ and bit $01=0$, the virtual pulse output is accelerating. | OFF: Accelerating or constant speed <br> ON: Decelerating <br> Note: This function is supported only in CPU Units with unit version 3.2 or later. |  |
|  | Bit 00 |  | Indicates whether or not the virtual pulse output is accelerating/decelerating. | OFF: Constant speed <br> ON: Accelerating/decelerating |  |
| T+3 to T+4 |  | Present speed (8-digit hexadecimal) | The frequency of the virtual pulse output is stored here. | 00000000 to 000F 4240 hex ( 0 to 1 MHz in $1-\mathrm{Hz}$ units) |  |
| T+5 to T+6 |  | Target position (8-digit hexadecimal) | Set the number of virtual output pulses here. | Relative mode: 00000000 to FFFF FFFF <br> Absolute mode: <br> 80000000 to 7FFF FFFF | Set (Read/ Write) |
| T+7 to T+8 |  | Target frequency (8-digit hexadecimal) | Set the target frequency of virtual pulses here. | 00000001 to 000F 4240 hex ( 1 to 1 MHz in $1-\mathrm{Hz}$ units) |  |
| T+9 to T+10 |  | Starting frequency (8-digit hexadecimal) | Set the starting frequency of virtual pulses here. | 00000000 to 000F 4240 hex ( 0 to 1 MHz in $1-\mathrm{Hz}$ units) |  |
| T+11 |  | Acceleration rate (4-digit hexadecimal) | Set the acceleration rate of virtual pulses here. | $\begin{aligned} & 0001 \text { to } 270 \mathrm{~F} \\ & \text { (1 to } 9,999 \mathrm{~Hz} \text {, in } 1-\mathrm{Hz} \text { units) } \end{aligned}$ |  |
| T+12 |  | Deceleration rate (4-digit hexadecimal) | Set the deceleration rate of virtual pulses here. | 0001 to 270F <br> (1 to $9,999 \mathrm{~Hz}$, in $1-\mathrm{Hz}$ units) |  |
| T+13 to T+26 |  | Work area | Used by the system. |  | --- |

## Description

- Use the AXIS instruction with an input condition that is ON for one cycle.
AXIS cannot be used as a differentiated instruction (the @ prefix is not
supported).
- AXIS is executed at the rising edge of the input condition. If the input remains ON, the virtual pulse output continues until the target position is reached. Once the target position is reached, the virtual pulse output is stopped. If the input condition goes OFF during the virtual pulse output, the output stops at that point.
- The AXIS instruction's mode specifier operand (M) specifies whether the virtual pulse output operates in relative or absolute mode.
- In relative mode, the internal pulse counter initializes the internal pulse count to 0 when AXIS is executed and starts incrementing from 0.
- In absolute mode, the internal pulse counter retains the internal pulse count when AXIS is executed and starts incrementing or decrementing from that existing pulse count.
- The internal pulse counts are refreshed every cycle at the interval specified in the calculation cycle ( $4 \mathrm{~ms}, 3 \mathrm{~ms}, 2 \mathrm{~ms}, 1 \mathrm{~ms}$, or 0.5 ms ) with a constant execution cycle. If the specified calculation cycle time does not match the execution cycle time, the time difference between the cycles can cause an error in the count. If highly accurate pulse counts are required, use the constant cycle time function and match the execution cycle time and calculation cycle time. (Set the constant cycle time in the System Setup's Cycle Time Tab Page.)
- When AXIS is being used, the virtual axis operates in the following manner.
a) AXIS starts the internal pulse count at the starting frequency and increases the frequency each calculation cycle by the frequency increment set in the acceleration rate.
b) When the target frequency is reached, incrementing the frequency stops and the pulse count continues at a constant frequency.
c) The point to start decreasing the frequency (the deceleration point) is determined from the deceleration rate and the remaining number of travel pulses, which is calculated from the preset target position. When the deceleration point is reached, AXIS decreases the frequency each calculation cycle by the frequency increment set in the deceleration rate. The internal pulse count stops when the target position is reached.
- When trapezoidal control cannot be performed with the specified target position, target frequency, and acceleration/deceleration, AXIS will automatically compensate as follows:

The acceleration and deceleration rates will be set to the same rate (symmetrical trapezoidal control).
OR
When one-half of the specified target pulses have been output, AXIS will start decelerating at the specified acceleration rate (symmetrical triangular control).
Note When the AXIS instruction's input condition goes OFF, the contents of setting table words $\mathrm{T}+2$ to $\mathrm{T}+4$ will be initialized to 0 .

## Operand Specifications

| Area | M | C | T |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to <br> CIO 6117 |  |
| Work Area | --- | W000 to W229 |  |
| Auxiliary Bit Area | --- | A000 to A933 |  |


| Area | M | C | T |
| :---: | :---: | :---: | :---: |
| Timer Area | --- |  | T0000 to T0229 |
| Counter Area | --- |  | C0000 to C0229 |
| DM Area | --- |  | $\begin{aligned} & \text { D00000 to } \\ & \text { D32741 } \end{aligned}$ |
| Indirect DM addresses in binary | --- |  | $\begin{aligned} & \text { @ D00000 to } \\ & \text { @ D32767 } \end{aligned}$ |
| Indirect DM addresses in BCD | --- |  | $\begin{aligned} & \text { *D00000 to } \\ & \text { *D32767 } \end{aligned}$ |
| Constants | Specified values only |  | --- |
| Data Resisters | --- | --- | --- |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | --- |  | $\begin{aligned} & \text {,IR0 or ,IR1 } \\ & -2048 \text { to }+2047 \\ & \text {,IR0 or }-2048 \text { to } \\ & +2047 \text {,IR1 } \\ & \text {,IR0+(++) or } \\ & \text {,IR1+(++) } \\ & ,-(--) \text { IR0 or, }-(- \\ & -) \text { IR1 } \end{aligned}$ |

Flags

## Example

| Name | Label | Operation |
| :---: | :---: | :---: |
| Error Flag | ER | ON if the settings for the target frequency, starting frequency, and acceleration/deceleration rate are inconsistent. <br> ON if the setting table starting at T contains one of the following invalid settings when the instruction is executed: <br> - Target frequency < Deceleration rate <br> - Target frequency $>1,000,000$ or Target frequency $=0$ <br> - Starting frequency $>1,000,000$ <br> - Target frequency < Starting frequency <br> - Acceleration rate $>9,999$ or Acceleration rate $=0$ <br> - Deceleration rate $>9,999$ or Deceleration rate $=0$ <br> - Target position (travel amount in relative mode) $=0$ <br> - Target position (target position in absolute mode) = Present position <br> OFF in all other cases. |

## Positioning or Speed Control on a Virtual Axis

The internal pulse count can be treated as a virtual axis position in order to perform electronic cam operation on that virtual axis position with simple linear approximation.
First, the AXIS instruction is executed to generate an internal pulse count. The internal pulse count is read at every cycle, that pulse count is processed with basic arithmetic operations or the APR instruction, and the result is used as a target position or target speed in the PULS(886) instruction. The PULS(886)
instruction (in electronic cam control) is executed immediately after the target position or speed is calculated.


Simple locus control can be performed by executing electronic cam control simultaneously on virtual axes for both pulse outputs 1 and 2.

## 3-14 Floating-point Math Instructions

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| FLOATING TO 16-BIT | FIX | 450 | 386 |
| FLOATING TO 32-BIT | FIXL | 451 | 388 |
| 16-BIT TO FLOATING | FLT | 452 | 389 |
| 32-BIT TO FLOATING | FLTL | 453 | 390 |
| FLOATING-POINT ADD | +F | 454 | 392 |
| FLOATING-POINT SUB- <br> TRACT | -F | 455 | 394 |
| FLOATING-POINT MULTI- <br> PLY | FF | 456 | 396 |
| FLOATING-POINT DIVIDE | /F | 457 | 397 |
| DEGREES TO RADIANS | RAD | 458 | 400 |
| RADIANS-TO-DEGREES | DEG | 459 | 401 |
| SINE | SIN | 460 | 403 |
| COSINE | COS | 461 | 404 |
| TANGENT | TAN | 462 | 406 |
| ARC SINE | ACIN | 464 | 410 |
| ARC COSINE | ATAN | 465 | 412 |
| ARC TANGENT | SQRT | 466 | 413 |
| SQUARE ROOT | EXP | 468 | 415 |
| EXPONENT | 840 | 417 |  |
| LOGARITHM | PWR |  |  |
| EXPONENTIAL POWER | PW |  |  |

The following floating-point comparison instructions are supported in addition to the instructions listed above.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :---: |
| Single-precision Floating- <br> point Symbol Comparison <br> Instructions | LD, AND, OR <br> + <br> $=\mathrm{F},<>\mathrm{F},<\mathrm{F},<=\mathrm{F},>\mathrm{F}$, <br> or $>=\mathrm{F}$ | 329 to 334 | 421 |

## Data Format

## Number of Digits

## Floating-point Data

## Special Numbers

## Writing Floating-point Data

Floating-point data expresses real numbers using a sign, exponent, and mantissa. When data is expressed in floating-point format, the following formula applies.
Real number $=(-1)^{\mathrm{s}} 2^{\mathrm{e}-127}$ (1.f)
s: Sign
e: Exponent
f: Mantissa
The floating-point data format conforms to the IEEE754 standards. Data is expressed in 32 bits, as follows:

| Sign | Exponent | Mantissa |
| :---: | :---: | :---: |
| s | e | 1 |
| $\begin{array}{llll}31 & 30 & 23 & 22\end{array}$ |  | 0 |
| Data | No. of bits | Contents |
| s: sign | 1 | 0: positive; 1: negative |
| e: exponent | 8 | The exponent (e) value ranges from 0 to 255. The actual exponent is the value remaining after 127 is subtracted from e, resulting in a range of 127 to 128. " $\mathrm{e}=0$ " and " $\mathrm{e}=255$ " express special numbers. |
| f: mantissa | 23 | The mantissa portion of binary floating-point data fits the formal $2.0>1 . f \geq 1.0$. |

The number of effective digits for floating-point data is 24 bits for binary (approximately seven digits decimal).

The following data can be expressed by floating-point data:

$$
\bullet-\infty
$$

- $-3.402823 \times 10^{38} \leq$ value $\leq-1.175494 \times 10^{-38}$
- 0
- $1.175494 \times 10^{-38} \leq$ value $\leq 3.402823 \times 10^{38}$
- $+\infty$
- Not a number ( NaN )


The formats for $\mathrm{NaN}, \pm \infty$, and 0 are as follows:

$$
\begin{array}{ll}
\mathrm{NaN}^{*}: & e=255, f \neq 0 \\
+\infty: & e=255, f=0, s=0 \\
-\infty: & e=255, f=0, s=1 \\
0: & e=0
\end{array}
$$

*NaN (not a number) is not a valid floating-point number. Executing floatingpoint calculation instructions will not result in NaN .

When floating-point is specified for the data format in the I/O memory edit display in the CX-Programmer, standard decimal numbers input in the display are automatically converted to the floating-point format shown above (IEEE754-format) and written to I/O Memory. Data written in the IEEE754-format is automatically converted to standard decimal format when monitored on the display.


It is not necessary for the user to be aware of the IEEE754 data format when reading and writing floating-point data. It is only necessary to remember that floating point values occupy two words each.

## Numbers Expressed as Floating-point Values

The following types of floating-point numbers can be used.

| Mantissa (f) | Exponent (e) |  |  |
| :--- | :--- | :---: | :---: |
|  | $\mathbf{0}$ | Not 0 and <br> not all 1's | All 1's (255) |
| 0 | 0 | Normalized number | Infinity |
|  | Non-normalized <br> number |  | NaN |

Note A non-normalized number is one whose absolute value is too small to be expressed as a normalized number. Non-normalized numbers have fewer significant digits. If the result of calculations is a non-normalized number (including intermediate results), the number of significant digits will be reduced.

## Normalized Numbers

Non-normalized Numbers
Normalized numbers express real numbers. The sign bit will be 0 for a positive number and 1 for a negative number.
The exponent (e) will be expressed from 1 to 254 , and the real exponent will be 127 less, i.e., -126 to 127.
The mantissa (f) will be expressed from 0 to $2^{23}-1$, and it is assume that, in the real mantissa, bit $2^{23}$ is 1 and the binary point follows immediately after it.
Normalized numbers are expressed as follows:
$(-1)^{\text {(sign s) }} \times 2^{(\text {exponent } \text { e) }-127} \times\left(1+\right.$ mantissa $\left.\times 2^{-23}\right)$

## Example

Sign:
Exponent: $\quad 128-127=1$
Mantissa: $\quad 1+\left(2^{22}+2^{21}\right) \times 2^{-23}=1+\left(2^{-1}+2^{-2}\right)=1+0.75=1.75$
Value: $\quad-1.75 \times 2^{1}=-3.5$
Non-normalized numbers express real numbers with very small absolute values. The sign bit will be 0 for a positive number and 1 for a negative number.
The exponent (e) will be 0 , and the real exponent will be -126 .
The mantissa (f) will be expressed from 1 to $2^{23}-1$, and it is assume that, in the real mantissa, bit $2^{23}$ is 0 and the binary point follows immediately after it.
Non-normalized numbers are expressed as follows:
$(-1)^{\text {(sign s) }} \times 2^{-126} \times\left(\right.$ mantissa $\left.\times 2^{-23}\right)$

## Example

$\left.\begin{array}{|l|lllllllllllllllllllllllllllllll|}\hline 31 & 30 & 02 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\end{array}\right)$

| Sign: | + |
| :--- | :--- |
| Exponent: | +126 |
| Mantissa: | $0+\left(2^{22}+2^{21}\right) \times 2^{-23}=0+\left(2^{-1}+2^{-2}\right)=0+0.75=0.75$ |
| Value: | $0.75 \times 2^{-126}$ |

## Zero

Infinity

## NaN

Values of +0.0 and -0.0 can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent and mantissa will both be 0 . Both +0.0 and -0.0 are equivalent to 0.0 . Refer to Floating-point Arithmetic Results, below, for differences produced by the sign of 0.0.

Values of $+\infty$ and $-\infty$ can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent will be $255\left(2^{8}-1\right)$ and the mantissa will be 0.

NaN (not a number) is produced when the result of calculations, such as 0.0 / $0.0, \infty / \infty$, or $\infty-\infty$, does not correspond to a number or infinity. The exponent will be $255\left(2^{8}-1\right)$ and the mantissa will be not 0 .

Note There are no specifications for the sign of NaN or the value of the mantissa field (other than to be not 0 ).

## Floating-point Arithmetic Results

## Rounding Results

Overflows, Underflows,
and IIlegal Calculations

## Precautions in Handling

 Special ValuesThe following methods will be used to round results when the number of digits in the accurate result of floating-point arithmetic exceeds the significant digits of internal processing expressions.
If the result is close to one of two internal floating-point expressions, the closer expression will be used. If the result is midway between two internal floating-point expressions, the result will be rounded so that the last digit of the mantissa is 0 .

Overflows will be output as either positive or negative infinity, depending on the sign of the result. Underflows will be output as either positive or negative zero, depending on the sign of the result.
Illegal calculations will result in NaN. Illegal calculations include adding infinity to a number with the opposite sign, subtracting infinity from a number with the same sign, multiplying zero and infinity, dividing zero by zero, or dividing infinity by infinity.
The value of the result may not be correct if an overflow occurs when converting a floating-point number to an integer.

The following precautions apply to handling zero, infinity, and NaN .

- The sum of positive zero and negative zero is positive zero.
- The difference between zeros of the same sign is positive zero.
- If any operand is a NaN , the results will be a NaN .
- Positive zero and negative zero are treated as equivalent in comparisons.
- Comparison or equivalency tests on one or more NaN will always be true for != and always be false for all other instructions.


## Floating-point Calculation Results

When the absolute value of the result is greater than the maximum value that can be expressed for floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$. If the result is positive, it will be output as $+\infty$; if negative, then $-\infty$.
The Equals Flag will only turn ON when both the exponent (e) and the mantissa (f) are zero after a calculation. A calculation result will also be output as zero when the absolute value of the result is less than the minimum value that can be expressed for floating-point data. In that case the Underflow Flag will turn ON.

## Example

In this program example, the $X$-axis and Y -axis coordinates $(\mathrm{x}, \mathrm{y})$ are provided by 8-digit BCD content of D00000, D00001 and D00002, D00003. The dis-
tance ( $r$ ) from the origin and the angle ( $\theta$, in degrees) are found and output to D00100, D00101 and D00102, D00103. In the result, everything to the right of the decimal point is truncated.


Calculations
Distance $r=\sqrt{x^{2}+y^{2}}$
Angle $\theta=\tan ^{-1}\left(\frac{y}{x}\right)$

## Example

Distance $r=\sqrt{x^{2}+y^{2}}$
Distance $r=\sqrt{100^{2}+100^{2}}=141.4214$

DM Contents

| D00000 | \#0100 | X | D00100 | 0141 |
| :---: | :---: | :---: | :---: | :---: |
|  | (BCD) |  |  | (BCD) |
| D00002 | \#0100 | y | D00102 | 0045 |
|  | (BCD) |  |  | (BCD) |

1. This section of the program converts the data from BCD to floating-point.
a) The data area from D00200 onwards is used as a work area.
b) First $\operatorname{BINL}(058)$ is used to temporarily convert the BCD data to binary data, and then FLTL(453) is used to convert the binary data to floatingpoint data.
c) The value of $x$ that has been converted to floating-point data is output to D00205 and D00204.
d) The value of $y$ that has been converted to floating-point data is output to D00207 and D00206.
2. In order to find the distance $r$, Floating-point Math Instructions are used to calculate the square root of $x^{2}+y^{2}$. The result is then output to D00215 and D00214 as floating-point data.
3. In order to find the angle $\theta$, Floating-point Math Instructions are used to calculate $\tan ^{-1}(y / x)$. ATAN(465) outputs the result in radians, so DEG(459) is used to convert to degrees. The result is then output to D00221 and D00220 as floating-point data.
4. The data is converted back from floating-point to BCD.
a) First FIXL(451) is used to temporarily convert the floating-point data to binary data, and then $\operatorname{BCDL}(059)$ is used to convert the binary data to BCD data.
b) The distance $r$ is output to D00101 and D00100 in BCD.
c) The angle $\theta$ is output to D00103 and D00102 in BCD.

## 3-14-1 FLOATING TO 16-BIT: FIX(450)

## Purpose

## Ladder Symbol



S: First source word
R: Result word

## Variations

 the result in the specified result word.Converts a 32-bit floating-point value to 16-bit signed binary data and places

| Variations | Executed Each Cycle for ON Condition | FIX(450) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ FIX(450) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to CIO 6143 |
| Work Area | W000 to W254 | W000 to W255 |
| Auxiliary Bit Area | A000 to A958 | A448 to A959 |
| Timer Area | T0000 to T0254 | T0000 to T0255 |
| Counter Area | C0000 to C0254 | C0000 to C0255 |
| DM Area | D00000 to D32766 | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#00000000 to \#FFFFFFFF <br> (binary) | ---- |
| Data Registers | --- | DR0 to DR15 |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |

## Description

FIX(450) converts the integer portion of the 32-bit floating-point number in $\mathrm{S}+1$ and S (IEEE754-format) to 16 -bit signed binary data and places the result in


Floating-point data (32 bits)

Signed binary data (16 bits)
Only the integer portion of the floating-point data is converted, and the fraction portion is truncated. The integer portion of the floating-point data must be within the range of $-32,768$ to 32,767 .
Example conversions:
A floating-point value of 3.5 is converted to 3.
A floating-point value of -3.5 is converted to -3 .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the data in $\mathrm{S}+1$ and S is not a number $(\mathrm{NaN})$. <br> ON if the integer portion of $\mathrm{S}+1$ and S is not within the <br> range of $-32,768$ to $32,767$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of the result is ON. <br> OFF in all other cases. |

## Precautions

The content of $\mathrm{S}+1$ and S must be floating-point data and the integer portion must be in the range of $-32,768$ to 32,767 .

## 3-14-2 FLOATING TO 32-BIT: FIXL(451)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Variations | Executed Each Cycle for ON Condition | FIXL(451) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @FIXL(451) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Converts a 32-bit floating-point value to 32-bit signed binary data and places the result in the specified result words.


S: First source word
R: First result word

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#00000000 to \#FFFFFFFF (binary) | --- |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to , IR15+(++) } \\ ,-(--) \text { IR0 to },-() \text { IR15 } \\ \hline \end{array}$ |  |

FIXL(451) converts the integer portion of the 32-bit floating-point number in S+1 and S (IEEE754-format) to 32-bit signed binary data and places the result in $\mathrm{R}+1$ and R .

| $S+1$ | $S$ |
| :---: | :---: |
|  | S |
|  |  |
| $\mathrm{R}+1$ | R |

Floating-point data (32 bits)

Signed binary data (32 bits)
Only the integer portion of the floating-point data is converted, and the fraction portion is truncated. (The integer portion of the floating-point data must be within the range of $-2,147,483,648$ to $2,147,483,647$.)

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the data in S+1 and S is not a number (NaN). <br> ON if the integer portion of S+1 and S is not within the <br> range of $-2,147,483,648$ to $2,147,483,647$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of R+1 is ON after execution. <br> OFF in all other cases. |

## Precautions

Example conversions:
A floating-point value of $2,147,483,640.5$ is converted to $2,147,483,640$ in 32bit signed binary.
A floating-point value of $-214,748,340.5$ is converted to $-214,748,340$ in 32bit signed binary.

The content of $\mathrm{S}+1$ and S must be floating-point data and the integer portion must be in the range of $-2,147,483,648$ to $2,147,483,647$.

## 3-14-3 16-BIT TO FLOATING: FLT(452)

## Purpose

## Ladder Symbol



S: Source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | FLT(452) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @FLT(452) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to CIO 6142 |
| Work Area | W000 to W255 | W000 to W254 |
| Auxiliary Bit Area | A000 to A959 | A448 to A958 |
| Timer Area | T0000 to T0255 | T0000 to TO254 |
| Counter Area | C0000 to C0255 | C0000 to C0254 |
| DM Area | D00000 to D32767 | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |


| Area | S | R |
| :--- | :--- | :--- |
| Constants | \#0000 to \#FFFF <br> (binary) | --- |
| Data Registers | DR0 to DR15 | --- |
| Index Registers | --- | IR0 to ,IR15 <br> Indirect addressing <br> using Index Registers |
| -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(--)IR15 |  |  |

## Description

FLT(452) converts the 16-bit signed binary value in $S$ to 32 -bit floating-point data (IEEE754-format) and places the result in R+1 and R. A single 0 is added after the decimal point in the floating-point result.


Only values within the range of $-32,768$ to 32,767 can be specified for $S$. To convert signed binary data outside of that range, use FLTL(453).
Example conversions:
A signed binary value of 3 is converted to 3.0 .
A signed binary value of -3 is converted to -3.0 .

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The content of $S$ must contain signed binary data with a (decimal) value in the range of $-32,768$ to 32,767 .

## 3-14-4 32-BIT TO FLOATING: FLTL(453)

## Purpose

## Ladder Symbol

Converts a 32 -bit signed binary value to 32 -bit floating-point data and places the result in the specified result words.


S: First source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | FLTL(453) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @FLTL(453) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} , \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047, \text { IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{array}$ |  |

## Description

FLTL(453) converts the 32 -bit signed binary value in $\mathrm{S}+1$ and S to 32 -bit float-ing-point data (IEEE754-format) and places the result in R+1 and R. A single 0 is added after the decimal point in the floating-point result.


Signed binary data (32 bits)

Floating-point data (32 bits)
Signed binary data within the range of $-2,147,483,648$ to $2,147,483,647$ can be specified for $\mathrm{S}+1$ and S . The floating point value has 24 significant binary digits (bits). The result will not be exact if a number greater than $16,777,215$ (the maximum value that can be expressed in 24 -bits) is converted by FLTL(453).

## Example Conversions:

A signed binary value of $16,777,215$ is converted to $16,777,215.0$.
A signed binary value of $-16,777,215$ is converted to $-16,777,215.0$.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The result will not be exact if a number with an absolute value greater than $16,777,215$ (the maximum value that can be expressed in 24 -bits) is converted.

## 3-14-5 FLOATING-POINT ADD: +F(454)

## Purpose

## Ladder Symbol

| $+\mathrm{F}(454)$ |
| :---: |
| Au |
| Ad |
| $R$ |

Au: First augend word
AD: First addend word
R: First result word

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

Adds two 32-bit floating-point numbers and places the result in the specified result words.

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{F}(454)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{F}(454)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

$+\mathrm{F}(454)$ adds the 32 -bit floating-point number in $\mathrm{Ad}+1$ and Ad to the 32-bit floating-point number in $A u+1$ and $A u$ and places the result in $R+1$ and $R$. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of augend and addend data will produce the results shown in the following table.

|  | Augend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Addend | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | 0 | Numeral | $+\infty$ | $-\infty$ | --- |
| Numeral | Numeral | See note 1. | $+\infty$ | $-\infty$ | --- |
| $+\infty$ | $+\infty$ | $+\infty$ | $+\infty$ | See note 2. | --- |
| $-\infty$ | $-\infty$ | $-\infty$ | See note 2. | $-\infty$ | --- |
| NaN | --- |  | See note 2. |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the augend or addend data is not recognized as <br> floating-point data. <br> ON if the augend or addend data is not a number (NaN). <br> ON if $+\infty$ and $-\infty$ are added. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The augend $(\mathrm{Au}+1$ and Au$)$ and $\mathrm{Addend}(\mathrm{Ad}+1$ and Ad$)$ data must be in IEEE754 floating-point data format.

## 3-14-6 FLOATING-POINT SUBTRACT: -F(455)

## Purpose

## Ladder Symbol



Mi: First Minuend word
Su: First Subtrahend word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $-F(455)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-F(455)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

Subtracts one 32-bit floating-point number from another and places the result in the specified result words.
$-\mathrm{F}(455)$ subtracts the 32 -bit floating-point number in Su+1 and Su from the 32-bit floating-point number in $\mathrm{Mi}+1$ and Mi and places the result in $\mathrm{R}+1$ and R. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of minuend and subtrahend data will produce the results shown in the following table.

|  | Minuend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| Subtrahend | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | 0 | Numeral | $+\infty$ | $-\infty$ | --- |
| Numeral | Numeral | See note 1. | $+\infty$ | $-\infty$ | --- |
| $+\infty$ | $-\infty$ | $-\infty$ | See note 2. | $-\infty$ | --- |
| $-\infty$ | $+\infty$ | $+\infty$ | $+\infty$ | See note 2. | --- |
| NaN | --- |  | See note 2. |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the minuend or subtrahend data is not recognized <br> as floating-point data. <br> ON if the minuend or subtrahend is not a number (NaN). <br> ON if $+\infty$ is subtracted from $+\infty$. <br> ON if $-\infty$ is subtracted from $-\infty$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The Minuend ( $\mathrm{Mi}+1$ and Mi ) and Subtrahend ( $\mathrm{Su}+1$ and Su ) data must be in IEEE754 floating-point data format.

## 3-14-7 FLOATING-POINT MULTIPLY: $* F(456)$

## Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | ${ }^{*} \mathrm{~F}(456)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@{ }^{*} F(456)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

Multiplies two 32-bit floating-point numbers and places the result in the specified result words.
*F(456) multiplies the 32-bit floating-point number in $\mathrm{Md}+1$ and Md by the 32- bit floating-point number in $\mathrm{Mr}+1$ and Mr and places the result in $\mathrm{R}+1$ and R . (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of multiplicand and multiplier data will produce the results shown in the following table.

|  | Multiplicand |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplier | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | 0 | 0 | See note 2. | See note 2. | --- |
| Numeral | 0 | See note 1. | $+/-\infty$ | $+-\infty$ | --- |
| $+\infty$ | See note 2. | $+/-\infty$ | $+\infty$ | $-\infty$ | --- |
| $-\infty$ | See note 2. | $+/-\infty$ | $-\infty$ | $+\infty$ | --- |
| NaN | --- |  | See note 2. |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the multiplicand or multiplier data is not recognized <br> as floating-point data. <br> ON if the multiplicand or multiplier is not a number (NaN). <br> ON if $+\infty$ and 0 are multiplied. <br> ON if $-\infty$ and 0 are multiplied. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The Multiplicand ( $\mathrm{Md}+1$ and Md ) and Multiplier ( $\mathrm{Mr}+1$ and Mr ) data must be in IEEE754 floating-point data format.

## 3-14-8 FLOATING-POINT DIVIDE: /F(457)

## Purpose

Ladder Symbol

Divides one 32-bit floating-point number by another and places the result in the specified result words.


Dd: First Dividend word
Dr: First Divisor word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | $/ F(457)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / F(457)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

## Description


/F(457) divides the 32-bit floating-point number in Dd+1 and Dd by the 32-bit floating-point number in $\mathrm{Dr}+1$ and Dr and places the result in $\mathrm{R}+1$ and R . (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

The various combinations of dividend and divisor data will produce the results shown in the following table.

|  | Dividend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| Divisor | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | See note 3. | $+/-\infty$ | $+\infty$ | $-\infty$ | --- |
| Numeral | 0 | See note 1. | $+/-\infty$ | $+/-\infty$ | --- |
| $+\infty$ | 0 | See note 2. | See note 3. | See note 3. | --- |
| $-\infty$ | 0 | See note 2. | See note 3. | See note 3. | --- |
| NaN | --- |  | See note 3. |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The results will be zero for underflows.
3. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the dividend or divisor data is not recognized as <br> floating-point data. <br> ON if the dividend or divisor is not a number (NaN). <br> ON if the dividend and divisor are both 0. <br> ON if the dividend and divisor are both $+\infty$ or $-\infty$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The Dividend (Dd+1 and Dd) and Divisor (Dr+1 and Dr) data must be in IEEE754 floating-point data format.

## 3-14-9 DEGREES TO RADIANS: RAD(458)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Variations | Executed Each Cycle for ON Condition | $\operatorname{RAD}(458)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{RAD}(458)$ |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Converts a 32-bit floating-point number from degrees to radians and places the result in the specified result words.


S: First source word
R: First result word

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \hline \text {,IR0 to ,IR15 } \\ & -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to +2047, IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to , }-(--) \text { IR15 } \end{aligned}$ |  |

RAD(458) converts the 32-bit floating-point number in $\mathrm{S}+1$ and S from degrees to radians and places the result in $R$ and $R+1$. (The floating point source data must be in IEEE754 format.)


Source (degrees, 32-bit floating-point data)

Result (radians, 32-bit floating-point data)
Degrees are converted to radians by means of the following formula:
Degrees $\times \pi / 180=$ radians

If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in S+1 and S must be in IEEE754 floating-point data format.

## 3-14-10 RADIANS TO DEGREES: DEG(459)

## Purpose

Ladder Symbol


S: First source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | DEG(459) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ DEG(459) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 | A448 to A958 |
| Auxiliary Bit Area | A000 to A958 | T0000 to T0254 |
| Timer Area | C0000 to C0254 |  |
| Counter Area | D00000 to D32766 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary |  |  |


| Area | S | R |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 000 to \#FFFF FFFF <br> (binary) |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 to +2047 ,IR15 <br> DR0+(++) to ,IR15+(++) |  |
|  | ,-(--)IR0 to , $-(--)$ IR15 |  |

## Description

DEG(459) converts the 32-bit floating-point number in $\mathrm{S}+1$ and S from radians to degrees and places the result in $\mathrm{R}+1$ and R . (The floating point source data must be in IEEE754 format.)

| $\mathrm{S}+1$ | S |  |
| :---: | :---: | :---: |
|  | Source (radians, 32-bit floating-point data) |  |
|  | $\downarrow$ |  |
| $\mathrm{R}+1$ |  |  |
| Result (degrees, 32-bit floating-point data) |  |  |

Radians are converted to degrees by means of the following formula:
Radians $\times 180 / \pi=$ degrees
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The source data in S+1 and S must be in IEEE754 floating-point data format.

## 3-14-11 SINE: SIN(460)

## Purpose

## Ladder Symbol

| Variations | Executed Each Cycle for ON Condition | $\operatorname{SIN}(460)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{SIN}(460)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 | A448 to A958 |
| Auxiliary Bit Area | A000 to A958 | T0000 to T0254 |
| Timer Area | C0000 to C0254 |  |
| Counter Area | D00000 to D32766 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | \#D00000 to *D32767 <br> Indirect DM addresses <br> in BCD <br> Constants <br> (binary) |  |
| Data Resisters | --- |  |
| Index Registers | ,IR0 to ,IR15 <br> Indirect addressing <br> using Index Registers <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> $,-(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |

## Description

S: First source word
R: First result word
Calculates the sine of a 32-bit floating-point number (in radians) and places the result in the specified result words.


## Variations

$\operatorname{SIN}(460)$ calculates the sine of the angle (in radians) expressed as a 32-bit floating-point value in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R .
(The floating point source data must be in IEEE754 format.)


Specify the desired angle $(-65,535$ to 65,535$)$ in radians in $\mathrm{S}+1$ and S . If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting from degrees to radians, see 3-14-19 DEGREES-TO-RADIANS: RAD(458).

The following diagram shows the relationship between the angle and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds <br> $65,535$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | OFF |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## 3-14-12 COSINE: COS(461)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 | A448 to A958 |
| Auxiliary Bit Area | A000 to A958 |  |
| Timer Area | T0000 to T0254 | C0000 to C0254 |
| Counter Area | D00000 to D32766 |  |
| DM Area |  |  |


| Area | S | R |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF <br> (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(--)IR15 |  |

## Description

$\operatorname{COS}(461)$ calculates the cosine of the angle (in radians) expressed as a 32bit floating-point value in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R . (The floating point source data must be in IEEE754 format.)


Specify the desired angle $(-65,535$ to 65,535$)$ in radians in $\mathrm{S}+1$ and S . If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting from degrees to radians, see 3-14-9 DEGREES TO RADIANS: RAD(458).
The following diagram shows the relationship between the angle and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data is not between <br> 0 to 65,535. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | OFF |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in $\mathrm{S}+1$ and S must be in IEEE754 floating-point data format.

## 3-14-13 TANGENT: TAN(462)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Variations | Executed Each Cycle for ON Condition | TAN(462) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @TAN(462) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Calculates the tangent of a 32-bit floating-point number (in radians) and places the result in the specified result words.


S: First source word
R: First result word

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
|  | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |  |

TAN(462) calculates the tangent of the angle (in radians) expressed as a 32bit floating-point value in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R . (The floating point source data must be in IEEE754 format.)


Specify the desired angle $(-65,535$ to 65,535$)$ in radians in $\mathrm{S}+1$ and S . If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting from degrees to radians, see 3-14-9 DEGREES TO RADIANS: RAD(458).

If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
The following diagram shows the relationship between the angle and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data is not between <br> o to $65,535$. <br> OFF in all other cases. |
| Equals Flag | $=$ | OF if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. | The source data in $\mathrm{S}+1$ and S must be in IEEE754 floating-point data format.

## 3-14-14 ARC SINE: ASIN(463)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Calculates the arc sine of a 32-bit floating-point number and places the result in the specified result words. (The arc sine function is the inverse of the sine function; it returns the angle that produces a given sine value between -1 and 1.)


S: First source word
R: First result word

| Variations | Executed Each Cycle for ON Condition | ASIN(463) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ASIN(463) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in binary } \end{aligned}$ | @ D00000 to @ D32767 |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in BCD } \end{aligned}$ | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & , \text { IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to , }-(--) \text { IR15 } \\ & \hline \end{aligned}$ |  |

ASIN(463) computes the angle (in radians) for a sine value expressed as a 32-bit floating-point number in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R .
(The floating point source data must be in IEEE754 format.)

| $\mathrm{SIN}^{-1}$ ( | S+1 | S | Source (32-bit floating-point data) |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | R+1 | R | Result (32-bit floating-point data) |

The source data must be between -1.0 and 1.0. If the absolute value of the source data exceeds 1.0, an error will occur and the instruction will not be executed.
The result is output to words $\mathrm{R}+1$ and R as an angle (in radians) within the range of $-\pi / 2$ to $\pi / 2$.
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds 1.0. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | OFF |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The source data in $\mathrm{S}+1$ and S must be in IEEE754 floating-point data format.

## 3-14-15 ARC COSINE: ACOS(464)

## Purpose

## Ladder Symbol

S: First source word
R: First result word
Calculates the arc cosine of a 32-bit floating-point number and places the result in the specified result words. (The arc cosine function is the inverse of the cosine function; it returns the angle that produces a given cosine value between -1 and 1.)


## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in } \mathrm{BCD} \end{aligned}$ | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15-2048 to +2047 ,IR0 to -2048 to +2047 ,IR15DR0 to DR15, IR0 to DR0 to DR15, IR15,IR0+(++) to ,IR15+(++),$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds 1.0. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | OFF |
| Underflow Flag | UF | OFF |
| Negative Flag | N | OFF |

## Precautions

The source data in $\mathrm{S}+1$ and S must be in IEEE754 floating-point data format.

## 3-14-16 ARC TANGENT: ATAN(465)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Variations | Executed Each Cycle for ON Condition | ATAN(465) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ATAN(465) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Calculates the arc tangent of a 32-bit floating-point number and places the result in the specified result words. (The arc tangent function is the inverse of the tangent function; it returns the angle that produces a given tangent value.)


S: First source word
R: First result word

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text { IR0 to ,IR15 } \\ -2048 \text { to +2047, IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ , \text { IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |

ATAN(465) computes the angle (in radians) for a tangent value expressed as a 32-bit floating-point number in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R.
(The floating point source data must be in IEEE754 format.)


The result is output to words $\mathrm{R}+1$ and R as an angle (in radians) within the range of $-\pi / 2$ to $\pi / 2$.

The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | OFF |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

 The source data in S+1 and S must be in IEEE754 floating-point data format.
## 3-14-17 SQUARE ROOT: SQRT(466)

## Purpose

## Ladder Symbol

S: First source word
R: First result word

## Variations

Calculates the square root of a 32 -bit floating-point number and places the result in the specified result words.

n. rist tesurt wo

| Variations | Executed Each Cycle for ON Condition | SQRT(466) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SQRT(466) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \hline \text {,IR0 to ,IR15 } \\ & -2048 \text { to +2047, IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |  |

## Description

SQRT(466) calculates the square root of the 32-bit floating-point number in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R . (The floating point source data must be in IEEE754 format.)


The source data must be positive; if it is negative, an error will occur and the instruction will not be executed.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $+\infty$.

The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is negative. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | OFF |
| Negative Flag | N | OFF |

## Precautions

The source data in $\mathrm{S}+1$ and S must be in IEEE754 floating-point data format.

## 3-14-18 EXPONENT: EXP(467)

## Purpose

## Ladder Symbol

S: First source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | EXP(467) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{EXP}(467)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |  |

## Description

$\operatorname{EXP}(467)$ calculates the natural (base e) exponential of the 32-bit floatingpoint number in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R . In other words, $\operatorname{EXP}(467)$ calculates $\mathrm{e}^{\mathrm{x}}$ ( $\mathrm{x}=$ source) and places the result in $\mathrm{R}+1$ and R .


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $+\infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

Note The constant e is 2.718282 .

The following diagram shows the relationship between the input data and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | OFF |

## 3-14-19 LOGARITHM: LOG(468)

## Purpose

## Ladder Symbol



S: First source word
R: First result word

## Variations

| Variations | Executed Each Cycle for ON Condition | LOG(468) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ LOG(468) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | R |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 |  |
| Work Area | W000 to W254 |  |
| Auxiliary Bit Area | A000 to A958 | A448 to A958 |
| Timer Area | T0000 to T0254 |  |
| Counter Area | C0000 to C0254 |  |
| DM Area | D00000 to D32766 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{aligned} & \hline \text {,IR0 to ,IR15 } \\ & -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |  |

## Description

LOG(468) calculates the natural (base e) logarithm of the 32-bit floating-point number in $\mathrm{S}+1$ and S and places the result in $\mathrm{R}+1$ and R .


The source data must be positive; if it is negative, an error will occur and the instruction will not be executed.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.

Note The constant e is 2.718282 .
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is negative. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | OFF |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

 The source data in S+1 and S must be in IEEE754 floating-point data format.
## 3-14-20 EXPONENTIAL POWER: PWR(840)

Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | PWR(840) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{PWR}(840)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications



## Description

PWR(840) raises the 32-bit floating-point number in B+1 and B to the power of the 32-bit floating-point number in $\mathrm{E}+1$ and E . In other words, PWR(840) calculates $\mathrm{X}^{\mathrm{Y}}(\mathrm{X}=\mathrm{B}+1$ and $\mathrm{B} ; \mathrm{Y}=\mathrm{E}+1$ and E$)$.


For example, when the base words ( $\mathrm{B}+1$ and B ) contain 3.1 and the exponent words ( $\mathrm{E}+1$ and E ) contain 3, the result is $3.1^{3}$ or 29.791.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON.

## Flags

| Name | Label | Operation |
| :---: | :---: | :---: |
| Error Flag | ER | ON if the base ( $B+1$ and $B$ ) or exponent ( $E+1$ and $E$ ) is not recognized as floating-point data. <br> ON if the base $(B+1$ and $B)$ or exponent $(E+1$ and $E)$ is not a number ( NaN ). <br> ON if the base $(B+1$ and $B)$ is 0 and the exponent $(E+1$ and $E$ ) is less than 0 . (Division by 0 ) <br> ON if the base ( $B+1$ and $B$ ) is negative and the exponent ( $\mathrm{E}+1$ and E ) is non-integer. (Root of a negative number) OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0 . OFF in all other cases. |


| Name | Label | Operation |
| :--- | :--- | :--- |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a 32-bit floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a 32-bit floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The base ( $\mathrm{B}+1$ and B ) and the exponent ( $\mathrm{E}+1$ and E ) must be in IEEE754 floating-point data format.

## 3-14-21 Single-precision Floating-point Comparison Instructions

These input comparison instructions compare two single-precision floating point values (32-bit IEEE754 constants and/or the contents of specified words) and create an ON execution condition when the comparison condition is true.

Note Refer to 3-6-1 Input Comparison Instructions (300 to 328) for details on the signed and unsigned binary input comparison instructions.

## Ladder Symbol



## Variations

| Variations | Creates ON Each Cycle Comparison is True | Input compari- <br> son instruction |
| :--- | :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | $\mathbf{S}_{\mathbf{1}}$ |
| :--- | :--- |
| ClO Area | ClO 0000 to ClO 6142 |
| Work Area | W000 to W254 |
| Auxiliary Bit Area | A000 to A958 |
| Timer Area | T0000 to T0254 |
| Counter Area | C0000 to C0254 |
| DM Area | D00000 to D32766 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | \#0000 0000 to \#FFFF FFFF (binary) |
| Data Resisters | --- |


| Area | $\mathbf{S}_{\mathbf{1}}$ | $\mathbf{S}_{\mathbf{2}}$ |
| :--- | :--- | :--- |
| Index Registers | IR0 or IR15 |  |
| Indirect addressing | , IR0 to ,IR15 |  |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047, IR15 |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
|  | , IR0+(++) to ,IR15+(++) |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |

## Description

The input comparison instruction compares the data specified in $S_{1}$ and $S_{2}$ as single-precision floating point values (32-bit IEEE754 data) and creates an ON execution condition when the comparison condition is true. When the data is stored in words, $S_{1}$ and $S_{2}$ specify the first of two words containing the 32bit data. It is also possible to input the floating-point data as an 8-digit hexadecimal constant in $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$.

## Inputting the Instructions

The input comparison instructions are treated just like the LD, AND, and OR instructions to control the execution of subsequent instructions.


## Options

With the three input types and six symbols, there are 18 different possible combinations.

| Symbol | Option (data format) |  |
| :--- | :--- | :--- |
| $=$ | (Equal) | F: Single-precision floating-point data |
| $<>$ | (Not equal) |  |
| $<$ | (Less than) |  |
| $<=$ | (Less than or equal) |  |
| $>$ | (Greater than) |  |
| $>=$ | (Greater than or equal) |  |

## Summary of Input Comparison Instructions

The following table shows the function codes, mnemonics, names, and functions of the 18 single-precision floating-point input comparison instructions. ( $\mathrm{C} 1=\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ and $\mathrm{C} 2=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$.)

| Code | Mnemonic | Name | Function |
| :---: | :---: | :---: | :---: |
| 329 | LD=F | LOAD FLOATING EQUAL | True if$\mathrm{C} 1=\mathrm{C} 2$ |
|  | AND=F | AND FLOATING EQUAL |  |
|  | OR=F | OR FLOATING EQUAL |  |
| 330 | LD<>F | LOAD FLOATING NOT EQUAL | True if $C 1 \neq C 2$ |
|  | AND<>F | AND FLOATING NOT EQUAL |  |
|  | OR<>F | OR FLOATING NOT EQUAL |  |
| 331 | LD<F | LOAD FLOATING LESS THAN | True if$\mathrm{C} 1<\mathrm{C} 2$ |
|  | AND<F | AND FLOATING LESS THAN |  |
|  | $\mathrm{OR}<\mathrm{F}$ | OR FLOATING LESS THAN |  |
| 332 | LD<=F | LOAD FLOATING LESS THAN OR EQUAL | True if $\mathrm{C} 1 \leq \mathrm{C} 2$ |
|  | AND $<=F$ | AND FLOATING LESS THAN OR EQUAL |  |
|  | OR<=F | OR FLOATING LESS THAN OR EQUAL |  |
| 333 | LD>F | LOAD FLOATING GREATER THAN | True if$\mathrm{C} 1>\mathrm{C} 2$ |
|  | AND>F | AND FLOATING GREATER THAN |  |
|  | OR>F | OR FLOATING GREATER THAN |  |
| 325 | LD>=F | LOAD FLOATING GREATER THAN OR EQUAL | True if $\mathrm{C} 1 \geq \mathrm{C} 2$ |
|  | AND>=F | AND FLOATING GREATER THAN OR EQUAL |  |
|  | OR>=F | OR FLOATING GREATER THAN OR EQUAL |  |

## Flags

## Precautions

| Name | Label | Operation |
| :---: | :---: | :---: |
| Error Flag | ER | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ or $\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ is not a valid floating-point number ( NaN ). <br> ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ or $\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ is $+\infty$. <br> ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}$ or $\mathrm{S}_{2}+1, \mathrm{~S}_{2}$ is $-\infty$. <br> OFF in all other cases. |
| Greater Than Flag | > | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}>\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Greater Than or Equal Flag | > = | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \geq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Equal Flag | $=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}=\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Not Equal Flag | $=$ | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \neq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Less Than Flag | < | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1}<\mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Less Than or Equal Flag | <= | ON if $\mathrm{S}_{1}+1, \mathrm{~S}_{1} \leq \mathrm{S}_{2}+1, \mathrm{~S}_{2}$. OFF in all other cases. |
| Negative Flag | N | Unchanged |

Input comparison instructions cannot be used as right-hand instructions, i.e., another instruction must be used between them and the right bus bar.

## Example

## AND FLOATING LESS THAN: AND<F(331)

When CIO 0000.00 is ON in the following example, the floating point data in D00101, D00100 is compared to the floating point data in D00201, D00200. If the content of D00101, D00100 is less than that of D00201, D00200, execution proceeds to the next line and CIO 0050.00 is turned ON. If the content of D00101, D00100 is not less than that of D00201, D00200, execution does not proceed to the next instruction line.


FLOATING LESS THAN Comparison ( $<\mathrm{F}$ )

|  | 15 |  | 15 |
| :---: | :---: | :---: | :---: |
| S1: D00100 | 0011001100110011 | S2: D00200 | 000000000000000 |
| S1+1: D00101 | 0/100000000010011 | S2+1: D00201 | 1100000001100000 |
|  | Decimal value: 2.3 |  | Decimal value: -3.5 |

Decimal value: 2.3
Decimal value: -3.5
$2.3>-3.5$
Does not yield an ON condition.


## 3-15 Double-precision Floating-point Instructions

The Double-precision Floating-point Instructions convert data and perform floating-point arithmetic operations on double-precision floating-point data. The FQM1 Units support the following instructions.

| Instruction | Mnemonic | Function code | Page |
| :---: | :---: | :---: | :---: |
| DOUBLE FLOATING TO 16-BIT | FIXD | 841 | 430 |
| DOUBLE FLOATING TO 32-BIT | FIXLD | 842 | 432 |
| 16-BIT TO DOUBLE FLOATING | DBL | 843 | 433 |
| 32-BIT TO DOUBLE FLOATING | DBLL | 844 | 434 |
| DOUBLE FLOATING-POINT ADD | +D | 845 | 436 |
| DOUBLE FLOATING-POINT SUBTRACT | -D | 846 | 437 |
| DOUBLE FLOATING-POINT MULTIPLY | *D | 847 | 439 |
| DOUBLE FLOATING-POINT DIVIDE | /D | 848 | 441 |
| DOUBLE DEGREES TO RADIANS | RADD | 849 | 443 |
| DOUBLE RADIANS TO DEGREES | DEGD | 850 | 444 |
| DOUBLE SINE | SIND | 851 | 446 |
| DOUBLE COSINE | COSD | 852 | 447 |
| DOUBLE TANGENT | TAND | 853 | 449 |
| DOUBLE ARC SINE | ASIND | 854 | 450 |
| DOUBLE ARC COSINE | ACOSD | 855 | 452 |
| DOUBLE ARC TANGENT | ATAND | 856 | 454 |
| DOUBLE SQUARE ROOT | SQRTD | 857 | 456 |
| DOUBLE EXPONENT | EXPD | 858 | 457 |
| DOUBLE LOGARITHM | LOGD | 859 | 459 |
| DOUBLE EXPONENTIAL POWER | PWRD | 860 | 461 |
| Double-precision Floating-point Symbol Comparison Instructions | $\begin{aligned} & \text { LD, AND, } \\ & \text { OR } \\ & + \\ & =\mathrm{D},<>\mathrm{D}, \\ & \text { <D, <=D, } \\ & >\mathrm{D}, \text { or >=D } \end{aligned}$ | 335 to 340 | 462 |

## Data Format

Floating-point data expresses real numbers using a sign, exponent, and mantissa. When data is expressed in floating-point format, the following formula applies.
Real number $=(-1)^{\mathrm{s}} 2^{\mathrm{e}-1,023}$ (1.f)
s: Sign
e: Exponent
f: Mantissa
The floating-point data format conforms to the IEEE754 standards. Data is expressed in 32 bits, as follows:


## Number of Digits

Floating-point Data

## Special Numbers

## Writing Floating-point Data

| Data | No. of bits | Contents |
| :--- | :--- | :--- |
| s: sign | 1 | 0 : positive; 1: negative |
| e: exponent | 11 | The exponent (e) value ranges from 0 to 2,047. <br> The actual exponent is the value remaining after <br> 1,023 is subtracted from e, resulting in a range <br> of $-1,023$ to $1,024 . ~ " e=0 " ~ a n d ~ " e=2,047 " ~ e x p r e s s ~$ <br> special numbers. |
| f: mantissa | 52 | The mantissa portion of binary floating-point <br> data fits the format $2.0>1 . f \geq 1.0$. |

The number of effective digits for floating-point data is 53 bits for binary (approximately 15 digits decimal).

The following data can be expressed by floating-point data:

$$
\begin{aligned}
& \bullet-\infty \\
& \bullet-1.79769313486232 \times 10^{308} \leq \text { value } \leq-2.22507385850720 \times 10^{-308} \\
& \text { • } 0 \\
& \text { • } 2.22507385850720 \times 10^{-308} \leq \text { value } \leq 1.79769313486232 \times 10^{30} \\
& \text { •+ } \\
& \text { - Not a number }(\mathrm{NaN})
\end{aligned}
$$

The formats for $\mathrm{NaN}, \pm \infty$, and 0 are as follows:

$$
\mathrm{NaN}^{*}: \quad e=1,024 \text { and } f \neq 0
$$

$$
+\infty: \quad e=1,024, f=0, \text { and } s=0
$$

$$
-\infty: \quad e=1,024, f=0, \text { and } s=1
$$

$$
0: \quad e=0 \text { and } f=0
$$

*NaN (not a number) is not a valid floating-point number. Executing Doubleprecision Floating-point instructions will not result in NaN .

When double-precision floating-point is specified for the data format in the I/O memory edit display in the CX-Programmer, standard decimal numbers input in the display are automatically converted to the double-precision floatingpoint format shown above (IEEE754-format) and written to I/O Memory. Data written in the IEEE754-format is automatically converted to standard decimal format when monitored on the display.


It is not necessary for the user to be aware of the IEEE754 data format when reading and writing double-precision floating-point data. It is only necessary to remember that double-precision floating point values occupy four words each.

## Numbers Expressed as Floating-point Values

The following types of floating-point numbers can be used.

| Mantissa (f) | Exponent (e) |  |  |
| :--- | :--- | :---: | :--- |
|  | $\mathbf{0}$ | Not 0 and <br> not all 1's (1,024) | All 1's (1,024) |
| 0 | 0 | Normalized number | Infinity |
|  | Non-normalized <br> number |  | NaN |
| Not 0 |  |  |  |

Note A non-normalized number is one whose absolute value is too small to be expressed as a normalized number. Non-normalized numbers have fewer significant digits. If the result of calculations is a non-normalized number (including intermediate results), the number of significant digits will be reduced.

## Normalized Numbers

## Non-normalized numbers

Zero
Normalized numbers express real numbers. The sign bit will be 0 for a positive number and 1 for a negative number.
The exponent (e) will be expressed from 1 to 2,046 , and the real exponent will be 1,023 less, i.e., $-1,022$ to 1,023 .
The mantissa (f) will be expressed from 0 to $\left(2^{52}-1\right)$, and it is assumed that, in the real mantissa, bit $2^{52}$ is 1 and the decimal point follows immediately after it.
Normalized numbers are expressed as follows:
$(-1)^{(\text {sign s) }} \times 2^{(\text {exponent e)-1,023 }} \times\left(1+\right.$ mantissa $\left.\times 2^{-52}\right)$
Example

$$
\begin{array}{|l|lllllllllllllllllllllllllllll|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
$$

Sign:
Exponent: $\quad 1,024-1,023=1$
Mantissa: $\quad 1+\left(2^{51}+2^{50}\right) \times 2^{-52}=1+\left(2^{-1}+2^{-2}\right)=1+(0.75)=1.75$
Value: $\quad-1.75 \times 2^{1}=-3.5$
Non-normalized numbers express real numbers with very small absolute values. The sign bit will be 0 for a positive number and 1 for a negative number.
The exponent (e) will be 0 , and the real exponent will be $-1,022$.
The mantissa (f) will be expressed from 1 to $\left(2^{52}-1\right)$, and it is assumed that, in the real mantissa, bit $2^{52}$ is 0 and the decimal point follows immediately after it.
Non-normalized numbers are expressed as follows:
$(-1)^{(\text {sign s) }} \times 2^{-1,022} \times\left(\right.$ mantissa $\left.\times 2^{-52}\right)$
Example

$$
\begin{array}{|l|llllllllllllllllllllllllllllll|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 0 & 0 \\
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array} 0
$$

Sign:
Exponent: -1,022
Mantissa: $\quad 0+\left(2^{51}+2^{50}\right) \times 2^{-52}=0+\left(2^{-1}+2^{-2}\right)=0+(0.75)=0.75$
Value:
$-0.75 \times 2^{-1,022}=1.668805 \times 10^{-308}$
Values of +0.0 and -0.0 can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent and mantissa will both be 0 . Both +0.0 and -

Infinity

NaN
0.0 are equivalent to 0.0. Refer to Floating-point Arithmetic Results, below, for differences produced by the sign of 0.0.

Values of $+\infty$ and $-\infty$ can be expressed by setting the sign to 0 for positive or 1 for negative. The exponent will be $2,047\left(2^{11}-1\right)$ and the mantissa will be 0 .

NaN (not a number) is produced when the result of calculations, such as 0.0 / $0.0, \infty / \infty$, or $\infty-\infty$, does not correspond to a number or infinity. The exponent will be $255\left(2^{8}-1\right)$ and the mantissa will be not 0 .

Note There are no specifications for the sign of NaN or the value of the mantissa field (other than to be not 0).

## Floating-point Arithmetic Results

Overflows, Underflows, and IIlegal Calculations

Precautions in Handling Special Values

The following methods will be used to round results when the number of digits in the accurate result of floating-point arithmetic exceeds the significant digits of internal processing expressions.
If the result is close to one of two internal floating-point expressions, the closer expression will be used. If the result is midway between two internal floating-point expressions, the result will be rounded so that the last digit of the mantissa is 0 .

Overflows will be output as either positive or negative infinity, depending on the sign of the result. Underflows will be output as either positive or negative zero, depending on the sign of the result.
Illegal calculations will result in NaN. Illegal calculations include adding infinity to a number with the opposite sign, subtracting infinity from a number with the opposite sign, multiplying zero and infinity, dividing zero by zero, or dividing infinity by infinity.
The value of the result may not be correct if an overflow occurs when converting a floating-point number to an integer.

The following precautions apply to handling zero, infinity, and NaN .

- The sum of positive zero and negative zero is positive zero.
- The difference between zeros of the same sign is positive zero.
- If any operand is a NaN , the results will be a NaN .
- Positive zero and negative zero are treated as equivalent in comparisons.
- Comparison or equivalency tests on one or more NaN will always be true for != and always be false for all other instructions.


## Double-precision Floating-point Calculation Results

When the absolute value of the result is greater than the maximum value that can be expressed for floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$. If the result is positive, it will be output as $+\infty$; if negative, then $-\infty$.
The Equals Flag will only turn ON when both the exponent (e) and the mantissa (f) are zero after a calculation. A calculation result will also be output as zero when the absolute value of the result is less than the minimum value that can be expressed for floating-point data. In that case the Underflow Flag will turn ON .

## Comparing Single-precision and Double-precision Calculations

This example shows the differences in between single-precision and doubleprecision calculations when the following vector expressed in polar coordinates is converted to rectangular coordinates $\mathrm{A}(\mathrm{x}, \mathrm{y})$.

$$
r=r e^{j}\left(\frac{\pi}{360}\right)^{\theta}
$$

In this example, the 4 -digit BCD angle ( $\theta$, in degrees) is read from D00000 and the 4-digit BCD distance $(\mathrm{r})$ is read from D01000.

- Ladder Program for the Single-precision Calculation


- Ladder Program for the Double-precision Calculation


1. This program section converts the BCD data to single-precision floating-point data ( 32 bits, IEEE754-format).
a) The $\operatorname{BIN}(023)$ instructions convert the BCD data to binary and the FLT(452) instructions convert the binary data to sin-gle-precision floating-point data.
b) The floating-point data for the angle $\theta$ is output to D00200 and D00201.
c) RAD(458) converts the angle data in D00200 and D00201 to radians.
d) The floating-point data for the radius $r$ is output to D01200 and D01201.
2. This program section calculates the $\sin \theta$ and the $\cos \theta$ as single-precision floating-point values.
a) The value for $\cos \theta$ is output to D00300 and D00301.
b) The value for $\sin \theta$ is output to D00400 and D00401.
3. This program section calculates $\times(r \times \cos \theta)$ and $y(r \times \sin \theta)$.
a) The value for $x(r \times \cos \theta)$ is output to D10000 and D10001.
b) The value for $y(r \times \sin \theta)$ is output to D20000 and D20001.

| Coordinate | Floating-point <br> number | Real number |
| :--- | :--- | :--- |
| x | 411659 CF | 3.4202015399933 |
| y | 405 A E492 | 9.3969259262085 |

1. This program section converts the $B C D$ data to double-precision floating-point data (64 bits, IEEE754-format).
a) The $\operatorname{BIN}(023)$ instructions convert the BCD data to binary and the DBL(843) instructions convert the binary data to double-precision floating-point data.
b) The floating-point data for the angle $\theta$ is output to words D00200 to D00203.
c) RADD(849) converts the angle data in words D00200 to D00203 to radians.
d) The floating-point data for the radius $r$ is output to words D01200 to D01203.
2. This program section calculates the $\sin \theta$ and the $\cos \theta$ as double-precision floating-point values.
a) The value for $\cos \theta$ is output to words D00300 to D00303.
b) The value for $\sin \theta$ is output to words D00400 and D00403.
3. This program section calculates $x(r \times \cos \theta)$ and $y$ $(r \times \sin \theta)$.
a) The value for $x(r \times \cos \theta)$ is output to words D10000 to D10003.
b) The value for $y(r \times \sin \theta)$ is output to D20000 and D20003.

| Coordinate | Floating-point <br> number | Real number |
| :--- | :--- | :--- |
| x | 4022 CB39 E973 <br> 5C32 | 3.4202014332567 |
| y | 400B 5C92 91AC <br> 8EF1 | 9.3969262078591 |

## Comparison of the Calculation Results

When the real-number results are compared, it is clear that the double-precision calculation yields a more accurate result.

## 3-15-1 DOUBLE FLOATING TO 16-BIT: FIXD(841)

## Purpose

## Ladder Symbol

Converts a double-precision (64-bit) floating-point value to 16 -bit signed binary data and places the result in the specified result word.


S: First source word
D: Destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | FIXD(841) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ FIXD(841) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 | CIO 0000 to CIO 6143 |
| Work Area | W000 to W252 | W000 to W255 |
| Auxiliary Bit Area | A000 to A956 | A448 to A959 |
| Timer Area | T0000 to T0252 | T0000 to T0255 |
| Counter Area | C0000 to C0252 | C0000 to C0255 |
| DM Area | D00000 to D32764 | D00000 to D32767 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- | DR0 to DR15 |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
| , IR0+(++) to ,IR15+(++) |  |  |
| ,$-(--)$ IR0 to , -(--)IR15 |  |  |

## Description

FIXD(841) converts the integer portion of the double-precision (64-bit) float-ing-point number in words S to S+3 (IEEE754-format) to 16-bit signed binary data and places the result in D .


Only the integer portion of the floating-point data is converted, and the fraction portion is truncated. The integer portion of the floating-point data must be within the range of $-32,768$ to 32,767 .
Example conversions:
A floating-point value of 3.5 is converted to 3 .
A floating-point value of -3.5 is converted to -3 .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data (S to S+3) is not a number (NaN). <br> ON if the integer portion of the source data (S to $\mathrm{S}+3)$ is <br> not within the range of $-32,768$ to $32,767$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of the result is ON. <br> OFF in all other cases. |

## 3-15-2 DOUBLE FLOATING TO 32-BIT: FIXLD(842)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

S: First source word
D: First destination word

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Converts a double-precision (64-bit) floating-point value to 32 -bit signed binary data and places the result in the specified result words.


| Variations | Executed Each Cycle for ON Condition | FIXLD(842) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @FIXLD(842) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | ClO 0000 to CIO 6140 | CIO 0000 to ClO 6142 |
| Work Area | W000 to W252 | W000 to W254 |
| Auxiliary Bit Area | A000 to A956 | A448 to A958 |
| Timer Area | T0000 to T0252 | T0000 to T0254 |
| Counter Area | C0000 to C0252 | C0000 to C0254 |
| DM Area | D00000 to D32764 | D00000 to D32766 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IRO to -2048 to +2047 , IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & , \text { IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to , }-(--) \text { IR15 } \end{aligned}$ |  |

FIXLD(842) converts the integer portion of the double-precision (64-bit) float-ing-point number in words $S$ to $\mathrm{S}+3$ (IEEE754-format) to 32-bit signed binary data and places the result in $\mathrm{D}+1$ and D .


Only the integer portion of the floating-point data is converted, and the fraction portion is truncated. (The integer portion of the floating-point data must be within the range of $-2,147,483,648$ to $2,147,483,647$.)

Example conversions:
A floating-point value of $2,147,483,640.5$ is converted to $2,147,483,640$ in 32 bit signed binary.
A floating-point value of $-2,147,483,640.5$ is converted to $-2,147,483,640$ in 32-bit signed binary.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the data in words S to $\mathrm{S}+3$ is not a number (NaN). <br> ON if the integer portion of words S to $\mathrm{S}+3$ is not within <br> the range of $-2,147,483,648$ to $2,147,483,647$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 of D+1 is ON after execution. <br> OFF in all other cases. |

## Precautions

The content of words S to $\mathrm{S}+3$ must be floating-point data and the integer portion must be in the range of $-2,147,483,648$ to $2,147,483,647$.

## 3-15-3 16-BIT TO DOUBLE FLOATING: DBL(843)

## Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | DBL(843) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{DBL}(843)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 | CIO 0000 to CIO 6140 |
| Work Area | W000 to W255 | W000 to W252 |
| Auxiliary Bit Area | A000 to A959 | A448 to A956 |
| Timer Area | T0000 to T0255 | T0000 to T0252 |
| Counter Area | C0000 to C0255 | C0000 to C0252 |
| DM Area | D00000 to D32767 | D00000 to D32764 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF <br> (binary) |  |


| Area | S | D |
| :--- | :--- | :--- |
| Data Registers | DR0 to DR15 | --- |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 |  |
|  | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
|  | IR0+(++) to ,IR15+(++) |  |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |  |

## Description

DBL(843) converts the 16-bit signed binary value in S to double-precision (64bit) floating-point data (IEEE754-format) and places the result in words D to $\mathrm{D}+3$. A single 0 is added after the decimal point in the floating-point result.


Only values within the range of $-32,768$ to 32,767 can be specified for S . To convert signed binary data outside of that range, use DBLL(844).
Example conversions:
A signed binary value of 3 is converted to 3.0.
A signed binary value of -3 is converted to -3.0 .

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The content of $S$ must contain signed binary data with a (decimal) value in the range of $-32,768$ to 32,767 .

## 3-15-4 32-BIT TO DOUBLE FLOATING: DBLL(844)

## Purpose

## Ladder Symbol



S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | DBLL(844) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @DBLL(844) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |


| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6142 | CIO 0000 to ClO 6140 |
| Work Area | W000 to W254 | W000 to W252 |
| Auxiliary Bit Area | A000 to A958 | A448 to A956 |
| Timer Area | T0000 to T0254 | T0000 to T0252 |
| Counter Area | C0000 to C0254 | C0000 to C0252 |
| DM Area | D00000 to D32766 | D00000 to D32764 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in } B C D \end{aligned}$ | *D00000 to *D32767 |  |
| Constants | \#00000000 to \#FFFFFFFF (binary) | --- |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IRO to -2048 to +2047 ,IR15 DR0 to DR15, IRO to DR0 to DR15, IR15 $\begin{aligned} & , \mathrm{IRO} 0+(++) \text { to }, \mathrm{IR} 15+(++) \\ & ,-(--) \mathrm{IRO} \text { to },-(--) \mathrm{IR} 15 \\ & \hline \end{aligned}$ |  |

## Description

DBLL(844) converts the 32-bit signed binary value in $\mathrm{S}+1$ and S to doubleprecision (64-bit) floating-point data (IEEE754-format) and places the result in words D to $\mathrm{D}+3$. A single 0 is added after the decimal point in the floatingpoint result.


Signed binary data within the range of $-2,147,483,648$ to $2,147,483,647$ can be specified for $\mathrm{S}+1$ and S . The floating point value has 24 significant binary digits (bits). The result will not be exact if a number greater than $16,777,215$ (the maximum value that can be expressed in 24 -bits) is converted by DBLL(844).

## Example Conversions:

A signed binary value of $16,777,215$ is converted to $16,777,215.0$.
A signed binary value of $-16,777,215$ is converted to $-15,777,215.0$.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | OFF |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The result will not be exact if a number with an absolute value greater than $16,777,215$ (the maximum value that can be expressed in 24 -bits) is converted.

## 3-15-5 DOUBLE FLOATING-POINT ADD: +D(845)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $+\mathrm{D}(845)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@+\mathrm{D}(845)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

## Description

Adds two double-precision (64-bit) floating-point numbers and places the result in the specified destination words.


Au: First augend word
Ad: First addend word
D: First destination word

$+\mathrm{D}(845)$ adds the double-precision (64-bit) floating-point number in words Ad to Ad+3 the double-precision (64-bit) floating-point number in words Au to $A u+3$ and places the result in words $D$ to $D+3$. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of augend and addend data will produce the results shown in the following table.

|  | Augend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Addend | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | 0 | Numeral | $+\infty$ | $-\infty$ |  |
| Numeral | Numeral | See note 1. | $+\infty$ | $-\infty$ |  |
| $+\infty$ | $+\infty$ | $+\infty$ | $+\infty$ | See note 2. |  |
| $-\infty$ | $-\infty$ | $-\infty$ | See note 2. | $-\infty$ |  |
| NaN | See note 2. |  |  |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the augend or addend data is not recognized as <br> floating-point data. <br> ON if the augend or addend data is not a number (NaN). <br> ON if $+\infty$ is to $-\infty$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The augend (Au to $\mathrm{Au}+3$ ) and $\mathrm{Addend}(\mathrm{Ad}$ to $\mathrm{Ad}+3$ ) data must be in IEEE754 floating-point data format.

## 3-15-6 DOUBLE FLOATING-POINT SUBTRACT: -D(846)

Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | $-D(846)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@-D(846)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

## Description

| Area | Mi | Su |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 |  |
| Auxiliary Bit Area | A000 to A956 | A448 to A956 |
| Timer Area | T0000 to T0252 |  |
| Counter Area | C0000 to C0252 |  |
| DM Area | D00000 to D32764 |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> DR <br> DR0 |  |

$-D(846)$ subtracts the double-precision (64-bit) floating-point number in words Su to Su+3 from the double-precision (64-bit) floating-point number in Mi to $\mathrm{Mi}+3$ and places the result in words D to $\mathrm{D}+3$. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

The various combinations of minuend and subtrahend data will produce the results shown in the following table.

|  | Minuend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Subtrahend | 0 | Numeral | $+\infty$ | $-\infty$ | NaN |
| 0 | 0 | Numeral | $+\infty$ | $-\infty$ |  |
| Numeral | Numeral | See note 1. | $+\infty$ | $-\infty$ |  |
| $+\infty$ | $-\infty$ | $-\infty$ | See note 2. | $-\infty$ |  |
| ${ }^{\infty}$ | $+\infty$ | $+\infty$ | $+\infty$ | See note 2. |  |
| NaN |  |  |  |  | See note 2. |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the minuend or subtrahend data is not recognized <br> as floating-point data. <br> ON if the minuend or subtrahend is not a number (NaN). <br> ON if $+\infty$ is subtracted from $+\infty$. <br> ON if $-\infty$ is subtracted from $-\infty$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The Minuend (Mi to $\mathrm{Mi}+3$ ) and Subtrahend (Su to Su+3) data must be in IEEE754 floating-point data format.

## 3-15-7 DOUBLE FLOATING-POINT MULTIPLY: $*$ D(847)

## Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | ${ }^{*} \mathrm{D}(847)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ * \mathrm{D}(847)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | Md | Mr | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6140 |  |  |
| Work Area | W000 to W252 |  |  |
| Auxiliary Bit Area | A000 to A956 |  | A448 to A956 |
| Timer Area | T0000 to T0252 |  |  |
| Counter Area | C0000 to C0252 |  |  |
| DM Area | D00000 to D32764 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Registers | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

*D(847) multiplies the double-precision (64-bit) floating-point number in words Md to Md+3 by the double-precision (64-bit) floating-point number in words Mr to $\mathrm{Mr}+3$ and places the result in words D to $\mathrm{D}+3$. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of multiplicand and multiplier data will produce the results shown in the following table.

|  | Multiplicand |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplier | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | 0 | 0 | See note 2. | See note 2. |  |
| Numeral | 0 | See note 1. | $+/-\infty$ | $+/-\infty$ |  |
| $+\infty$ | See note 2. | $+/-\infty$ | $+\infty$ | $-\infty$ |  |
| $-\infty$ | See note 2 | $+/-\infty$ | $-\infty$ | $+\infty$ |  |
| NaN |  |  |  |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the multiplicand or multiplier data is not recognized <br> as floating-point data. <br> ON if the multiplicand or multiplier is not a number (NaN). <br> ON if $+\infty$ and 0 are multiplied. <br> ON if $-\infty$ and 0 are multiplied. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The Multiplicand (Md to $\mathrm{Md}+3$ ) and Multiplier ( Mr to $\mathrm{Mr}+3$ ) data must be in IEEE754 floating-point data format.

## 3-15-8 DOUBLE FLOATING-POINT DIVIDE: /D(848)

## Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | $/ \mathrm{D}(848)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ / D(848)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | Dd | Dr |
| :--- | :--- | :--- |
| D |  |  |
| ClO Area | CIO 0000 to ClO 6140 |  |
| Work Area | W000 to W252 | A448 to A956 |
| Auxiliary Bit Area | A000 to A956 |  |
| Timer Area | T0000 to T0252 |  |
| Counter Area | C0000 to C0252 |  |
| DM Area | D00000 to D32764 | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in binary | Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |  |


| Area | Dd | Dr | D |
| :--- | :--- | :--- | :--- |
| Data Registers | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing | ,IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |  |  |

## Description

/D(848) divides the double-precision (64-bit) floating-point number in words Dd to $\mathrm{Dd}+3$ by the double-precision (64-bit) floating-point number in words Dr to $\mathrm{Dr}+3$ and places the result in words D to $\mathrm{D}+3$. (The floating point data must be in IEEE754 format.)


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .
The various combinations of dividend and divisor data will produce the results shown in the following table.

|  | Dividend |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Divisor | $\mathbf{0}$ | Numeral | $+\infty$ | $-\infty$ | NaN |
| $\mathbf{0}$ | See note 3. | $+/-\infty$ | $+\infty$ | $-\infty$ |  |
| Numeral | 0 | See note 1. | $+/-\infty$ | $+/-\infty$ |  |
| $+\infty$ | 0 | See note 2. | See note 3. | See note 3. |  |
| $-\infty$ | 0 | See note 2. | See note 3. | See note 3. |  |
| NaN | See note 3. |  |  |  |  |

Note 1. The results could be zero (including underflows), a numeral, $+\infty$, or $-\infty$.
2. The results will be zero for underflows.
3. The Error Flag will be turned ON and the instruction will not be executed.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the dividend or divisor data is not recognized as <br> floating-point data. <br> ON if the dividend or divisor is not a number (NaN). <br> ON if the dividend and divisor are both 0. <br> ON if the dividend and divisor are both $+\infty$ or $-\infty$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |


| Name | Label | Operation |
| :---: | :--- | :--- |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

Precautions

## 3-15-9 DOUBLE DEGREES TO RADIANS: RADD(849)

Purpose

## Ladder Symbol

| RADD(849) |
| :---: |
| $S$ |
| $D$ |

S: First source word
D: First destination word

Variations

| Variations | Executed Each Cycle for ON Condition | RADD(849) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ RADD(849) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S $\quad$ D |
| :---: | :---: |
| CIO Area | CIO 0000 to ClO 6140 |
| Work Area | W000 to W252 |
| Auxiliary Bit Area | A000 to A956 $\quad$ A448 to A956 |
| Timer Area | T0000 to T0252 |
| Counter Area | C0000 to C0252 |
| DM Area | D00000 to D32764 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IRO+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |

## Description

Converts a double-precision (64-bit) floating-point number from degrees to radians and places the result in the specified result words.

Executed Once for Downward Differentiation
Not supported.

RADD(849) converts the double-precision (64-bit) floating-point number in words $S$ to $S+3$ from degrees to radians and places the result in words $D$ to $\mathrm{D}+3$. (The floating point source data must be in IEEE754 format.)


Degrees are converted to radians by means of the following formula:
Degrees $\times \pi / 180=$ radians
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-10 DOUBLE RADIANS TO DEGREES: DEGD(850)

## Purpose

## Ladder Symbol



S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | DEGD(850) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @DEGD(850) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |



## Description

DEGD(850) converts the double-precision (64-bit) floating-point number in words $S$ to $S+3$ from radians to degrees and places the result in words $D$ to $\mathrm{D}+3$. (The floating point source data must be in IEEE754 format.)


Radians are converted to degrees by means of the following formula:
Radians $\times 180 / \pi=$ degrees
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-11 DOUBLE SINE: SIND(851)

## Purpose

## Ladder Symbol

Calculates the sine of a double-precision (64-bit) floating-point number (in radians) and places the result in the specified destination words.


| Variations | Executed Each Cycle for ON Condition | SIND(851) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ SIND(851) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S ${ }^{\text {S }}$ |
| :---: | :---: |
| CIO Area | ClO 0000 to ClO 6140 |
| Work Area | W000 to W252 |
| Auxiliary Bit Area | A000 to A956 |
| Timer Area | T0000 to T0252 |
| Counter Area | C0000 to C0252 |
| DM Area | D00000 to D32764 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| $\begin{aligned} & \text { Indirect DM addresses } \\ & \text { in BCD } \end{aligned}$ | *D00000 to *D32767 |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline, \text { IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |

## Description

SIND(851) calculates the sine of the angle (in radians) expressed as a dou-ble-precision (64-bit) floating-point value in words $S$ to $S+3$ and places the result in words D to D+3.
(The floating point source data must be in IEEE754 format.)

$$
\operatorname{SIN}\left(\begin{array}{|l|l|l:l|}
\hline \mathrm{S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 & \mathrm{~S} \\
\hline
\end{array}\right) \rightarrow \begin{array}{|l|l|l|l|}
\hline \mathrm{D}+3 & \mathrm{D}+2 & \mathrm{D}+1 & \mathrm{D} \\
\hline
\end{array}
$$

Specify the desired angle ( $-65,535$ to 65,535 ) in radians in words $S$ to $S+3$. If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting between
degrees and radians, see 3-15-9 DOUBLE DEGREES TO RADIANS: RADD(849) or 3-15-10 DOUBLE RADIANS TO DEGREES: DEGD(850).
The following diagram shows the relationship between the angle and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds <br> $65,535$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | Unchanged <br> Underflow Flag <br> UF <br> Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The source data in words S to S+3 must be in IEEE754 floating-point data format.

## 3-15-12 DOUBLE COSINE: COSD(852)

## Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | $\operatorname{COSD}(852)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{COSD}(852)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 | A448 to A956 |
| Auxiliary Bit Area | A000 to A956 | T0000 to T0252 |
| Timer Area | C0000 to C0252 |  |
| Counter Area | D00000 to D32764 |  |
| DM Area |  |  |


| Area | S | D |
| :--- | :--- | :--- |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing <br> using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(---)IR15 |  |

## Description

$\operatorname{COSD}(852)$ calculates the cosine of the angle (in radians) expressed as a double-precision (64-bit) floating-point value in words $S$ to $S+3$ and places the result in words D to D+3.
(The floating point source data must be in IEEE754 format.)
$\square$
Specify the desired angle ( $-65,535$ to 65,535 ) in radians in words S to S+3. If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting between degrees and radians, see 3-15-9 DOUBLE DEGREES TO RADIANS: RADD(849) or 3-15-10 DOUBLE RADIANS TO DEGREES: DEGD(850).
The following diagram shows the relationship between the angle and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds <br> $65,535$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | Unchanged |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The source data in words S to S+3 must be in IEEE754 floating-point data format.

## 3-15-13 DOUBLE TANGENT: TAND(853)

## Purpose

## Ladder Symbol



## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 |  |
| Auxiliary Bit Area | A000 to A956 | A448 to A956 |
| Timer Area | T0000 to T0252 |  |
| Counter Area | C0000 to C0252 |  |
| DM Area | D00000 to D32764 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(- -)IR15 |  |

## Description

Calculates the tangent of a double-precision (64-bit) floating-point number (in radians) and places the result in the specified destination words.

| Variations | Executed Each Cycle for ON Condition | TAND(853) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @TAND(853) |
|  | Executed Once for Downward Differentiation | Not supported. |

TAND(853) calculates the tangent of the angle (in radians) expressed as a double-precision (64-bit) floating-point value in words $S$ to $\mathrm{S}+3$ and places the result in words D to D+3.
(The floating point source data must be in IEEE754 format.)

$$
\operatorname{TAN}\left(\begin{array}{|l|l|l|l|}
\hline \mathrm{S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 & \mathrm{~S} \\
\hline
\end{array}\right) \rightarrow \begin{array}{|l|l|l:l|}
\hline \mathrm{D}+3 & \mathrm{D}+2 & \mathrm{D}+1 & \mathrm{D} \\
\hline
\end{array}
$$

Specify the desired angle ( $-65,535$ to 65,535 ) in radians in words $S$ to $S+3$. If the angle is outside of the range $-65,535$ to 65,535 , an error will occur and the instruction will not be executed. For information on converting between degrees and radians, see 3-15-9 DOUBLE DEGREES TO RADIANS: RADD(849) or 3-15-10 DOUBLE RADIANS TO DEGREES: DEGD(850).

If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
The following diagram shows the relationship between the angle and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds <br> $65,535$. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision (64-bit) floating-point <br> value. |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-14 DOUBLE ARC SINE: ASIND(854)

Purpose
Calculates the arc sine of a double-precision (64-bit) floating-point number and places the result in the specified destination words. (The arc sine function is the inverse of the sine function; it returns the angle that produces a given sine value between -1 and 1.)

## Ladder Symbol

S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | ASIND(854) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ASIND(854) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 |  |
| Auxiliary Bit Area | A000 to A956 | A448 to A956 |
| Timer Area | T0000 to T0252 |  |
| Counter Area | C0000 to C0252 |  |
| DM Area | D00000 to D32764 |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | --- |  |
| Data Registers | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047, IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & \text {,IRO+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \end{aligned}$ |  |

## Description

ASIND(854) computes the angle (in radians) for a sine value expressed as a double-precision (64-bit) floating-point number in words $S$ to $S+3$ and places the result in words D to D+3.
(The floating point source data must be in IEEE754 format.)

The source data must be between -1.0 and 1.0 . If the absolute value of the source data exceeds 1.0, an error will occur and the instruction will not be executed.
The result is output to words D to $\mathrm{D}+3$ as an angle (in radians) within the range of $-\pi / 2$ to $\pi / 2$.
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds 1.0. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | Unchanged |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-15 DOUBLE ARC COSINE: ACOSD(855)

## Purpose

## Ladder Symbol



S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | ACOSD(855) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ACOSD(855) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 | A448 to A956 |
| Auxiliary Bit Area | A000 to A956 | T0000 to T0252 |
| Timer Area | C0000 to C0252 |  |
| Counter Area | D00000 to D32764 |  |
| DM Area | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in binary | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants | --- |  |
| Data Registers | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| Index Registers | DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> $,-(---) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |  |
| Indirect addressing <br> using Index Registers |  |  |

## Description

ACOSD(855) computes the angle (in radians) for a cosine value expressed as a double-precision (64-bit) floating-point number in words S to $\mathrm{S}+3$ and places the result in words D to D+3.
(The floating point source data must be in IEEE754 format.)

$$
\cos ^{-1}\left(\begin{array}{|c|c|c:c|}
\hline \mathrm{S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 & \mathrm{~S} \\
\hline
\end{array}\right) \rightarrow \begin{array}{|l|l|l|l|}
\hline \mathrm{D}+3 & \mathrm{D}+2 & \mathrm{D}+1 & \mathrm{D} \\
\hline
\end{array}
$$

The source data must be between -1.0 and 1.0 . If the absolute value of the source data exceeds 1.0, an error will occur and the instruction will not be executed.
The result is output to words D to D+3 as an angle (in radians) within the range of 0 to $\pi$.
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> ON if the absolute value of the source data exceeds 1.0. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | Unchanged |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | Unchanged |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-16 DOUBLE ARC TANGENT: ATAND(856)

## Purpose

## Ladder Symbol

| ATAND(856) |
| :---: |
| $S$ |
| $D$ |

S: First source word
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | ATAND(856) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @ATAND(856) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | ClO 0000 to CIO 6140 |  |
| Work Area | W000 to W252 | A448 to A956 |
| Auxiliary Bit Area | A000 to A956 |  |
| Timer Area | T0000 to T0252 |  |
| Counter Area | C0000 to C0252 |  |
| DM Area | D00000 to D32764 | Indirect DM addresses <br> in binary |
| Indirect DM addresses <br> in BCD | *D000000 to @ D32767 to *D32767 |  |
| Constants | ---- |  |
| Data Registers | --- |  |


| Area | S | D |
| :--- | :--- | :--- |
| Index Registers | --- | IR0 to ,IR15 |
| Indirect addressing |  |  |
| using Index Registers | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |
|  | , IR0+(++) to ,IR15+(++) |  |
|  | ,$-(--)$ IR0 to,$-(--)$ IR15 |  |

## Description

ATAND(856) computes the angle (in radians) for a tangent value expressed as a double-precision (64-bit) floating-point number in words $S$ to $S+3$ and places the result in D to $\mathrm{D}+3$.
(The floating point source data must be in IEEE754 format.)
$\operatorname{TAN}^{-1}\left(\begin{array}{|l|l|l|l|}\hline \mathrm{S}+3 & \mathrm{~S}+2 & \mathrm{~S}+1 & \mathrm{~S} \\ \hline\end{array}\right.$

The result is output to words D to $\mathrm{D}+3$ as an angle (in radians) within the range of $-\pi / 2$ to $\pi / 2$.
The following diagram shows the relationship between the input data and result.


## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | Unchanged |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

The source data in words $S$ to $S+3$ must be in IEEE754 floating-point data format.

## 3-15-17 DOUBLE SQUARE ROOT: SQRTD(857)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Calculates the square root of a double-precision (64-bit) floating-point number and places the result in the specified result words.


| Variations | Executed Each Cycle for ON Condition | SQRTD(857) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SQRTD(857) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Area | D |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6140 |
| Work Area | W000 to W252 |
| Auxiliary Bit Area | A000 to A956 ${ }^{\text {a }}$ A448 to A956 |
| Timer Area | T0000 to T0252 |
| Counter Area | C0000 to C0252 |
| DM Area | D00000 to D32764 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to , IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IRO to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(- -)IR15 |

SQRTD(857) calculates the square root of the double-precision (64-bit) float-ing-point number in words S to $\mathrm{S}+3$ and places the result in words D to $\mathrm{D}+3$. (The floating point source data must be in IEEE754 format.)


The source data must be positive; if it is negative, an error will occur and the instruction will not be executed.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.

The following diagram shows the relationship between the input data and result.


Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is negative. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision (64-bit) floating-point <br> value. |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | Unchanged |

The source data in words S to S+3 must be in IEEE754 floating-point data format.

## 3-15-18 DOUBLE EXPONENT: EXPD(858)

Purpose

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | EXPD(858) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @EXPD(858) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operand Specifications

| Area | S $\quad$ D |
| :---: | :---: |
| CIO Area | CIO 0000 to CIO 6140 |
| Work Area | W000 to W252 |
| Auxiliary Bit Area | A000 to A956 A448 to A956 |
| Timer Area | T0000 to T0252 |
| Counter Area | C0000 to C0252 |
| DM Area | D00000 to D32764 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |

## Description

EXPD(858) calculates the natural (base e) exponential of the double-precision (64-bit) floating-point number in words $S$ to $S+3$ and places the result in words D to $\mathrm{D}+3$. In other words, $\operatorname{EXP}(467)$ calculates $\mathrm{e}^{\mathrm{x}}(\mathrm{x}=$ source) and places the result in words D to $\mathrm{D}+3$.


If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON and the result will be output as 0 .

Note The constant e is 2.718282 .
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision (64-bit) floating-point <br> value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision (64-bit) floating-point <br> value. |
| Negative Flag | N | Unchanged |

## Precautions

The source data in words S to $\mathrm{S}+3$ must be in IEEE754 floating-point data format.

## 3-15-19 DOUBLE LOGARITHM: LOGD(859)

## Purpose

## Ladder Symbol



| Variations | Executed Each Cycle for ON Condition | LOGD(859) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @LOGD(859) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | S | D |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 | A448 to A956 |
| Work Area | W000 to W252 | A000 to A956 |
| Auxiliary Bit Area | T0000 to T0252 | C0000 to C0252 |
| Timer Area | D00000 to D32764 |  |
| Counter Area | @ D00000 to @ D32767 |  |
| DM Area | *D00000 to *D32767 |  |
| Indirect DM addresses <br> in binary | --- |  |
| Indirect DM addresses <br> in BCD | --- |  |
| Constants |  |  |
| Data Registers |  |  |


| Area | S | D |
| :--- | :--- | :--- |
| Index Registers | --- | , IR0 to ,IR15 |
| Indirect addressing |  |  |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 <br>  <br>  <br>  <br>  <br> ,$-(--)$ IR0 $+(++)$ to ,IR15+(++),$-(--)$ IR15 |  |

## Description

LOGD(859) calculates the natural (base e) logarithm of the double-precision (64-bit) floating-point number in words S to S+3 and places the result in words D to $\mathrm{D}+3$.


The source data must be positive; if it is negative, an error will occur and the instruction will not be executed.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON and the result will be output as $\pm \infty$.

Note The constant e is 2.718282 .
The following diagram shows the relationship between the input data and result.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the source data is not recognized as floating-point <br> data. <br> ON if the source data is negative. <br> ON if the source data is not a number (NaN). <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision (64-bit) floating-point <br> value. |


| Name | Label |  |
| :--- | :--- | :--- |
| Underflow Flag | UF | Unchanged |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The source data in words S to S+3 must be in IEEE754 floating-point data format.

## 3-15-20 DOUBLE EXPONENTIAL POWER: PWRD(860)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | B | E | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6140 |  |  |
| Work Area | W000 to W252 |  |  |
| Auxiliary Bit Area | A000 to A956 |  | A448 to A956 |
| Timer Area | T0000 to T0252 |  |  |
| Counter Area | C0000 to C0252 |  |  |
| DM Area | D00000 to D32764 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Registers | --- |  |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15-2048 to +2047 ,IR0 to -2048 to +2047, IR15DR0 to DR15, IR0 to DR0 to DR15, IR15,IR0+(++) to ,IR15+(++),$-(--)$ IR0 to,$-(--)$ IR15 |  |  |

## Description

Raises a double-precision (64-bit) floating-point number to the power of another double-precision (64-bit) floating-point number.


| Variations | Executed Each Cycle for ON Condition | PWRD(860) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @PWRD(860) |
|  | Executed Once for Downward Differentiation | Not supported. |

PWRD(860) raises the double-precision (64-bit) floating-point number in words B to $\mathrm{B}+3$ to the power of the double-precision (64-bit) floating-point number in words E to $\mathrm{E}+3$. In other words, $\mathrm{PWR}(840)$ calculates $X^{Y}(X=$ content of B to $\mathrm{B}+3 ; \mathrm{Y}=$ content of E to $\mathrm{E}+3$ ).


For example, when the base words ( $B$ to $B+3$ ) contain 3.1 and the exponent words ( $E$ to $E+3$ ) contain 3 , the result is $3.1^{3}$ or 29.791.
If the absolute value of the result is greater than the maximum value that can be expressed as floating-point data, the Overflow Flag will turn ON.
If the absolute value of the result is less than the minimum value that can be expressed as floating-point data, the Underflow Flag will turn ON.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the base data (B to $\mathrm{B}+3$ ) or exponent data ( E to <br> $\mathrm{E}+3$ ) is not recognized as floating-point data. <br> ON if the base data ( B to $\mathrm{B}+3$ ) or exponent data ( E to <br> $\mathrm{E}+3$ ) is not a number ( NaN ). <br> ON if the base data ( B to $\mathrm{B}+3$ ) is 0 and the exponent data <br> $(\mathrm{E}$ to $\mathrm{E}+3$ ) is less than 0 . (Division by 0$)$ <br> ON if the base data ( B to $\mathrm{B}+3$ ) is negative and the expo- <br> nent data ( E to $\mathrm{E}+3$ ) is non-integer. (Root of a negative <br> number) <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if both the exponent and mantissa of the result are 0. <br> OFF in all other cases. |
| Overflow Flag | OF | ON if the absolute value of the result is too large to be <br> expressed as a double-precision floating-point value. |
| Underflow Flag | UF | ON if the absolute value of the result is too small to be <br> expressed as a double-precision floating-point value. |
| Negative Flag | N | ON if the result is negative. <br> OFF in all other cases. |

## Precautions

The base data ( $B$ to $B+3$ ) and the exponent data ( $E$ to $E+3$ ) must be in IEEE754 floating-point data format.

## 3-15-21 Double-precision Floating-point Input Instructions

These input comparison instructions compare two double-precision floating point values (64-bit IEEE754 format) and create an ON execution condition when the comparison condition is true.
Note Refer to 3-6-1 Input Comparison Instructions (300 to 328) for details on the signed and unsigned binary input comparison instructions and 3-14-21 Sin-gle-precision Floating-point Comparison Instructions for details on single-precision floating-point input comparison instructions.

## Ladder Symbol

| Symbol \& options |  |
| :---: | :---: |
| $\mathrm{S}_{1}$ | S1: Comparison data 1 |
| $\mathrm{S}_{2}$ | S2: Comparison data 2 |

## Variations

| Variations | Creates ON Each Cycle Comparison is True | Input compari- <br> son instruction |
| :--- | :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Area | $\mathrm{S}_{\mathbf{1}}$ |
| :--- | :--- |
| CIO Area | CIO 0000 to CIO 6140 |
| Work Area | W000 to W252 |
| Auxiliary Bit Area | A000 to A956 |
| Timer Area | T0000 to T0252 |
| Counter Area | C0000 to C0252 |
| DM Area | D00000 to D32764 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |
| Constants | --- |
| Data Registers | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | , IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> , IR0+(++) to ,IR15+(++) <br> $,--(--) I R 0 ~ t o ~, ~-(--) I R 15 ~$ |

## Description

The input comparison instruction compares the data specified in $S_{1}$ and $S_{2}$ as double-precision floating point values (64-bit IEEE754 data) and creates an ON execution condition when the comparison condition is true. When the data is stored in words, $S_{1}$ and $S_{2}$ specify the first of four words containing the 64bit data. The 64-bit floating-point data cannot be input as constants.

## Inputting the Instructions

The input comparison instructions are treated just like the LD, AND, and OR instructions to control the execution of subsequent instructions.

| Input type | Operation |
| :--- | :--- |
| LD | The instruction can be connected directly to the left bus bar. |
| AND | The instruction cannot be connected directly to the left bus bar. |
| OR | The instruction can be connected directly to the left bus bar. |



## Options

With the three input types and six symbols, there are 18 different possible combinations.

| Symbol | Option (data format) |  |
| :--- | :--- | :--- |
| $=$ | (Equal) | D: Double-precision floating-point data |
| $<>$ | (Not equal) |  |
| $<$ | (Less than) |  |
| $<=$ | (Less than or equal) |  |
| $>$ | (Greater than) |  |
| $>=$ | (Greater than or equal) |  |

## Summary of Input Comparison Instructions

The following table shows the function codes, mnemonics, names, and functions of the 18 single-precision floating-point input comparison instructions. $\left(\mathrm{C} 1=\mathrm{S}_{1}+3, \mathrm{~S}_{1}+2, \mathrm{~S}_{1}+1, \mathrm{~S}_{1}\right.$ and $\mathrm{C} 2=\mathrm{S}_{2}+3, \mathrm{~S}_{2}+2, \mathrm{~S}_{2}+1, \mathrm{~S}_{2}$.)

| Code | Mnemonic | Name | Function |
| :---: | :---: | :---: | :---: |
| 335 | LD=D | LOAD DOUBLE FLOATING EQUAL | True if$\mathrm{C} 1=\mathrm{C} 2$ |
|  | AND=D | AND DOUBLE FLOATING EQUAL |  |
|  | OR=D | OR DOUBLE FLOATING EQUAL |  |
| 336 | LD<>D | LOAD DOUBLE FLOATING NOT EQUAL | True if$\mathrm{C} 1 \neq \mathrm{C} 2$ |
|  | AND $<>$ D | AND DOUBLE FLOATING NOT EQUAL |  |
|  | OR<>D | OR DOUBLE FLOATING NOT EQUAL |  |
| 337 | LD<D | LOAD DOUBLE FLOATING LESS THAN | True if $\mathrm{C} 1<\mathrm{C} 2$ |
|  | AND<D | AND DOUBLE FLOATING LESS THAN |  |
|  | OR<D | OR DOUBLE FLOATING LESS THAN |  |
| 338 | LD<=D | LOAD DOUBLE FLOATING LESS THAN OR EQUAL | True if$\mathrm{C} 1 \leq \mathrm{C} 2$ |
|  | AND $<=$ D | AND DOUBLE FLOATING LESS THAN OR EQUAL |  |
|  | OR $<=$ D | OR DOUBLE FLOATING LESS THAN OR EQUAL |  |


\left.| Code | Mnemonic | Name | Function |
| :--- | :--- | :--- | :--- |
| 339 | LD>D | LOAD DOUBLE FLOATING GREATER THAN | True if |
|  | AND>D | AND DOUBLE FLOATING GREATER THAN | C C2 |$\right\}$

## Flags

## Precautions

## Example

In this table, $\mathrm{C} 1=$ content of S 1 to $\mathrm{S} 1+3$ and $\mathrm{C} 2=$ content of S 2 to $\mathrm{S} 2+3$.

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if C 1 or C 2 is not a valid floating-point number (NaN). <br> ON if C 1 or C 2 is $+\infty$. <br> ON if C 1 or C 2 is $-\infty$. <br> OFF in all other cases. |
| Greater Than <br> Flag | $>$ | ON if $\mathrm{C} 1>\mathrm{C} 2$. <br> OFF in all other cases. |
| Greater Than or <br> Equal Flag | $>=$ | ON if $\mathrm{C} 1 \geq \mathrm{C} 2$. <br> OFF in all other cases. |
| Equal Flag | $=$ | ON if $\mathrm{C} 1=\mathrm{C} 2$. <br> OFF in all other cases. |
| Not Equal Flag | $=$ | ON if $\mathrm{C} 1 \neq \mathrm{C} 2$. <br> OFF in all other cases. |
| Less Than Flag | $<$ | ON if $\mathrm{C} 1<\mathrm{C} 2$. <br> OFF in all other cases. |
| Less Than or <br> Equal Flag | $<=$ | ON if $\mathrm{C} 1 \leq \mathrm{C} 2$. <br> OFF in all other cases. |
| Negative Flag | N | Unchanged |

Input comparison instructions cannot be used as right-hand instructions, i.e., another instruction must be used between them and the right bus bar.

## AND DOUBLE FLOATING LESS THAN: AND<D(331)

When CIO 0000.00 is ON in the following example, the floating point data in words D00100 to D00103 is compared to the floating point data in words D00200 to D00203. If the content of D00100 to D00103 is less than that of D00200 to D00203, execution proceeds to the next line and CIO 0050.00 is turned ON. If the content of D00100 to D00103 is not less than that of D00200 to D00203, execution does not proceed to the next instruction line.


DOUBLE FLOATING LESS THAN Comparison (<D)

|  | 15 - 0 |  | 15 - 0 |
| :---: | :---: | :---: | :---: |
| S1 :D00100 | 1000101101000100 | S2 :D00100 | 0111100100111110 |
| S1+1:D00101 | 1110011101101100 | S2+1:D00101 | 1010100001011000 |
| S1+2:D00102 | 1010100111111011 | S2+2:D00102 | 1100110100110101 |
| S1+3:D00103 | 0100000000001011 | S2+3:D00103 | 0011111111110111 |
| Decimal value: 3.4580 |  | Decimal value: -1.4876 |  |
|  |  | $34580>14876$ |  |

Does not yield an ON condition.


## 3-16 Table Data Processing Instructions

This section describes instructions used to handle table data.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| FIND MAXIMUM | MAX | 182 | 467 |
| FIND MINIMUM | MIN | 183 | 471 |

Range Instructions
The range instructions included here act on a specified range of words to find the maximum value (MAX(182)) or minimum value ( $\operatorname{MIN}(183)$ ).


## 3-16-1 FIND MAXIMUM: MAX(182)

Purpose
Ladder Symbol


C: First control word
R1: First word in range
D: Destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | MAX(182) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{MAX}(182)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Finds the maximum value in a range.

## C and C+1: Control words

C specifies the number of words in the range, bit 15 of $\mathrm{C}+1$ indicates whether the data will be treated as signed binary or unsigned binary, and bit 14 of $\mathrm{C}+1$ indicates whether or not to output the memory address of the word that contains the maximum value to IROO.

Note C and $\mathrm{C}+1$ must be in the same data area.


The following table shows the possible values of $\mathrm{C}+1$.

| $\mathbf{C + 1}$ | Data type | Index Register output |
| ---: | :--- | :--- |
| 0000 | Unsigned binary | No |
| 4000 | Unsigned binary | Yes |
| 8000 | Signed binary | No |
| C000 | Signed binary | Yes |

## R1: First word in range

R1 specifies the first word in the search range. The words from R1 to R1+(C1) are searched for the maximum value. ( C is the number of words specified in C.)


Note R1 and R1+(C-1) must be in the same data area.
Operand Specifications

| Area | C | R1 | D |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to <br> CIO 6142 | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W254 | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A958 | A000 to A959 | A448 to A959 |
| Timer Area | T0000 to T0254 | T0000 to T0255 |  |
| Counter Area | C0000 to C0254 | C0000 to C0255 |  |
| DM Area | D00000 to D32766 | D00000 to D32767 |  |
| Indirect DM <br> addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM <br> addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | Specified values only | --- |  |
| Data Resisters | --- | DR0 to DR15 |  |


| Area | C | R1 | D |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 |  |  |
|  | -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 |  |  |
| DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

MAX(182) searches the range of memory from R1 to R1+C-1 for the maximum value in the range and outputs that maximum value to $D$.
When bit 14 of $\mathrm{C}+1$ has been set to $1, \operatorname{MAX}(182)$ writes the memory address of the word containing the maximum value to IROO. (If two or more words within the range contain the maximum value, the address of the first word containing the maximum value is written to IROO.)
When bit 15 of $\mathrm{C}+1$ has been set to $1, \operatorname{MAX}(182)$ treats the data within the range as signed binary data.


## Flags

## Precautions

## Examples

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of C is not within the specified range of <br> O001 through FFFF. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the maximum value is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 is ON in the word containing the maximum <br> value. <br> OFF in all other cases. |

When bit 15 of $\mathrm{C}+1$ has been set to 1 , the data within the range is treated as signed binary data and hexadecimal values 8000 to FFFF are considered negative. Thus, the results of the search will differ depending on the data-type setting.

When CIO 0000.00 turns ON in the following example, MAX(182) searches the 10 -word range beginning at D00200 for the maximum value. The maximum value is written to D00300 and the memory address of the word containing the maximum value is written to IROO.


1: Outputs address to IR00.

1: Treats data as signed binary.


## 3-16-2 FIND MINIMUM: MIN(183)

## Purpose

Finds the minimum value in a range.
Ladder Symbol

| $\operatorname{MIN}(183)$ |  |
| :---: | :--- |
|  | C |
|  | C: First control word |
| R1: First word in range |  |
|  | D: Destination word |

## Variations

| Variations | Executed Each Cycle for ON Condition | $\mathrm{MIN}(183)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \mathrm{MIN}(183)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

C and C+1: Control words
C specifies the number of words in the range, bit 15 of $\mathrm{C}+1$ indicates whether the data will be treated as signed binary or unsigned binary, and bit 14 of $\mathrm{C}+1$ indicates whether or not to output the memory address of the word that contains the minimum value to IROO.

Note C and $\mathrm{C}+1$ must be in the same data area.


0: Does not output address to IR00.
1: Outputs address to IR00.
Data type
0: Unsigned binary data
1: Signed binary data

The following table shows the possible values of $\mathrm{C}+1$.

| C+1 | Data type | Index Register output |
| :--- | :--- | :--- |
| 0000 | Unsigned binary | No |
| 4000 | Unsigned binary | Yes |
| 8000 | Signed binary | No |
| C000 | Signed binary | Yes |

## R1: First word in range

R1 specifies the first word in the search range. The words from R1 to R1+(C1) are searched for the minimum value. ( $C$ is the number of words specified in C.)


Note R1 and R1+C-1 must be in the same data area.

Operand Specifications

| Area | C | R1 | D |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6142 | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W254 | W000 to W255 |  |
| Auxiliary Bit Area | A000 to A958 | A000 to A959 | A448 to A959 |
| Timer Area | T0000 to T0254 | T0000 to T0255 |  |
| Counter Area | C0000 to C0254 | C0000 to C0255 |  |
| DM Area | $\begin{aligned} & \hline \text { D00000 to } \\ & \text { D32766 } \end{aligned}$ | D00000 to D32767 |  |
| Indirect DM addresses in binary | @ D0000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | Specified values only | --- |  |
| Data Resisters | --- |  | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IRO+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |  |  |

## Description

$\mathrm{MIN}(183)$ searches the range of memory from R1 to $\mathrm{R} 1+\mathrm{C}-1$ for the minimum value in the range and outputs that minimum value to $D$.
When bit 14 of $\mathrm{C}+1$ has been set to $1, \operatorname{MIN}(183)$ writes the memory address of the word containing the minimum value to IR00. (If two or more words within the range contain the minimum value, the address of the first word containing the minimum value is written to IROO.)
When bit 15 of $\mathrm{C}+1$ has been set to $1, \operatorname{MIN}(183)$ treats the data within the range as signed binary data.


## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the content of C is not within the specified range of <br> OOO1 through FFFF. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the minimum value is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON if bit 15 is ON in the word containing the minimum <br> value. <br> OFF in all other cases. |

## Precautions

## Examples

When bit 15 of $\mathrm{C}+1$ has been set to 1 , the data within the range is treated as signed binary data and hexadecimal values 8000 to FFFF are considered negative. Thus, the results of the search will differ depending on the data-type setting.

When CIO 0000.00 turns ON in the following example, $\operatorname{MIN}(183)$ searches the 10 -word range beginning at D00200 for the minimum value. The minimum value is written to D00300 and the memory address of the word containing the minimum value is written to IROO.


## 3-17 Data Control Instructions

This section describes instructions used to scale and average data.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| SCALING | SCL | 194 | 475 |
| SCALING 2 | SCL2 | 486 | 479 |
| SCALING 3 | SCL3 | 487 | 483 |
| AVERAGE | AVG | 195 | 486 |

## 3-17-1 SCALING: SCL(194)

Purpose

Ladder Symbol

Converts unsigned binary data into unsigned BCD data according to the specified linear function.


S: Source word
P1: First parameter word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | SCL(194) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{SCL}(194)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

The contents of the four words starting with the first parameter word (P1) are shown in the following diagram.


Note P1 to P1+3 must be in the same area.

## Operand Specifications

| Area | S | P1 | R |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6140 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CIO } 0000 \text { to } \\ \text { CIO } 6143 \\ \hline \end{array}$ |
| Work Area | W000 to W255 | W000 to W252 | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 | A000 to A956 | A448 to A959 |
| Timer Area | T0000 to T0255 | T0000 to T0252 | T0000 to T0255 |
| Counter Area | C0000 to C0255 | C0000 to C0252 | C0000 to C0255 |
| DM Area | $\begin{array}{\|l} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32764 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IRO to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IRO+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , -(--)IR15 |  |  |

## Description

SCL(194) is used to convert the unsigned binary data contained in the source word $S$ into unsigned BCD data and place the result in the result word $R$ according to the linear function defined by points (As, Ar) and (Bs, Br). The address of the first word containing the coordinates of points (As, Ar) and (Bs, Br ) is specified for the first parameter word P1. These points are defined by 2 values (As and Bs ) before scaling and 2 values ( Ar and Br ) after scaling.
The following equations are used for the conversion.

$$
\mathrm{R}=\mathrm{Br}-\frac{(\mathrm{Br}-\mathrm{Ar})}{\mathrm{BCD} \text { conversion of }(\mathrm{Bs}-\mathrm{As})} \times \mathrm{BCD} \text { conversion of }(\mathrm{Bs}-\mathrm{S})
$$

The slope of the line is as follows:

$$
\mathrm{R}=\mathrm{Br}-\frac{(\mathrm{Br}-\mathrm{Ar})}{\mathrm{BCD} \text { conversion of }(\mathrm{Bs}-\mathrm{As})}
$$

Points $A$ and $B$ can define a line with either a positive or negative slope. Using a negative slope enables reverse scaling.
The result will be rounded to the nearest integer. If the result is less than 0000, 0000 will be output as the result. If the result is greater than 9999, 9999 will be output.


SCL(194) can be used to scale the results of analog signal conversion values from Motion Control Modules with Analog I/O (FQM1-MMA22) according to
user-defined scale parameters. For example, if a 1 to $5-\mathrm{V}$ input to a Motion Control Module with Analog I/O is input to memory as 0000 to OFAO hexadecimal, the value in memory can be scaled to 50 to 200 BCD using SCL(194).
SCL(194) converts unsigned binary to unsigned BCD. To convert a negative value, it will be necessary to first add the maximum negative value in the program before using SCL(194) (see example).
SCL(194) cannot output a negative value to the result word, R. If the result is a negative value, 0000 will be output to $R$.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the contents of $\mathrm{P} 1(\mathrm{Ar})$ or $\mathrm{P} 1+2(\mathrm{Br})$ is not BCD. <br> ON if the contents of $\mathrm{P} 1+1(\mathrm{As})$ and $\mathrm{P} 1+3(\mathrm{Bs})$ are equal. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |

## Precautions

## Examples

An error will occur and the Error Flag will turn ON if the values for $\operatorname{Ar}(\mathrm{P} 1)$ and $\mathrm{Br}(\mathrm{P} 1+2)$ are not in BCD , or if the values for $\mathrm{As}(\mathrm{P} 1+1)$ and $\mathrm{Bs}(\mathrm{P} 1+3)$ are equal.
The Equals Flag will turn ON when the contents of the result word R is 0000 .
In the following example, it is assume that an analog signal from 1 to 5 V is converted and input to D00000 as 0000 to OFAO hexadecimal. SCL(194) is used to convert (scale) the value in D00000 to a value between 0000 and 0300 BCD.
When CIO 0000.00 is ON , the contents of D00000 is scaled using the linear function defined by point A $(0000,0000)$ and point $\mathrm{B}(0 F A 0,0300)$. The coordinates of these points are contained in D00100 to D00103, and the result is output to D00200.


## Negative Values

A Motion Control Module actually inputs values from FF38 to 1068 hexadecimal for 0.8 to 5.2 V . SCL(194), however, can handle only unsigned binary values between 0000 and FFFF hexadecimal, making it impossible to use SCL(194) directly to handle signed binary values below 1 V ( 0000 hexadecimal), i.e., FF38 to FFFF hexadecimal. In an actual application, it is thus necessary to add 00 C 8 hexadecimal to all values so that FF38 hexadecimal is
represented as 0000 hexadecimal before using SCL(194), as shown in the following example.


In this example, values from 0000 to 00 C 8 hexadecimal will be converted to negative values. SCL(194), however, can output only unsigned BCD values from 0000 to 9999 , so 0000 BCD will be output whenever the content of D00000 is between 0000 and 00C8 hexadecimal.

## Reverse Scaling

Reverse scaling can also be used by setting $\mathrm{As}<\mathrm{Bs}$ and $\mathrm{Ar}>\mathrm{Br}$. The following relationship will result.


Reverse scaling can be used, for example, to convert (reverse scale) 1 to 5 V (0000 to 0FA0 hexadecimal) to 0300 to 0000, respectively, as shown in the following diagram.


## 3-17-2 SCALING 2: SCL2(486)

## Purpose

## Ladder Symbol

Converts signed binary data into signed BCD data according to the specified linear function. An offset can be input in defining the linear function.


S: Source word
P1: First parameter word
R: Result word

## Variations

| Variations | Executed Each Cycle for ON Condition | SCL2(486) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SCL2(486) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operands
The contents of the three words starting with the first parameter word (P1) are shown in the following diagram.


Note P1 to P1+2 must be in the same area.

## Operand Specifications

| Area | S | P1 | R |
| :---: | :---: | :---: | :---: |
| CIO Area | $\begin{aligned} & \hline \mathrm{CIO} 0000 \text { to } \\ & \text { CIO } 6143 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { CIO } 0000 \text { to } \\ & \text { CIO } 6141 \end{aligned}$ | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6143 \\ & \hline \end{aligned}$ |
| Work Area | W000 to W255 | W000 to W253 | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 | A000 to A957 | A448 to A959 |
| Timer Area | T0000 to T0255 | T0000 to T0253 | T0000 to T0255 |
| Counter Area | C0000 to C0255 | C0000 to C0253 | C0000 to C0255 |
| DM Area | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ | $\begin{aligned} & \text { D00000 to } \\ & \text { D32765 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

SCL2(486) is used to convert the signed binary data contained in the source word S into signed BCD data (the BCD data contains the absolute value and the Carry Flag shows the sign) and place the result in the result word R according to the linear function defined by the slope ( $\Delta \mathrm{X}, \Delta \mathrm{Y}$ ) and an offset. The address of the first word containing $\Delta \mathrm{X}, \Delta \mathrm{Y}$, and the offset is specified for the first parameter word P1. The sign of the result is indicated by the status of the Carry Flag (ON: negative, OFF: positive).
The following equations are used for the conversion.

$$
R=\frac{\Delta Y}{B C D} \text { conversion of } \Delta X \times((B C D \text { conversion of } S)-(B C D \text { conversion of offset })
$$

The slope of the line is $\Delta \mathrm{Y} / \Delta \mathrm{X}$.
The offset and slope can be a positive value, 0 , or a negative value. Using a negative slope enables reverse scaling.
The result will be rounded to the nearest integer.
The result in R will be the absolute BCD conversion value and the sign will be indicated by the Carry Flag. The result can thus be between -9999 and 9999. If the result is less than -9999, -9999 will be output as the result. If the result is greater than 9999, 9999 will be output.


SCL2(486) can be used to scale the results of analog signal conversion values from Motion Control Modules with Analog I/O (FQM1-MMA22) according to user-defined scale parameters. For example, if a 1 to $5-\mathrm{V}$ input to a Motion Control Module is input to memory as 0000 to OFAO hexadecimal, the value in memory can be scaled to -100 to 200 BCD using SCL2(486).
SCL2(486) converts signed binary to signed BCD. Negative values can thus be handled directly for $S$. The result of scaling in $R$ and the Carry Flag can also be used to output negative values for the scaling result.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the contents of P1+1 $(\Delta \mathrm{X})$ is 0000. <br> ON if the contents of $\mathrm{P} 1+2(\Delta \mathrm{Y})$ is not BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0. <br> OFF in all other cases. |
| Carry Flag | CY | ON if the result is negative. <br> OFF if the result is zero or positive. |

## Precautions

## Examples

An error will occur and the Error Flag will turn ON if the value for $\Delta \mathrm{X}(\mathrm{P} 1+1)$ is 0000 or if the value for $\Delta \mathrm{Y}(\mathrm{P} 1+2)$ is not BCD .
The Equals Flag will turn ON when the contents of the result word R is 0000 .
The Carry Flag will turn ON if the value placed in the result word is negative.

## Scaling 1 to 5-V Analog Input to 0 to $\mathbf{3 0 0}$

In the following example, it is assumed that an analog signal from 1 to 5 V is converted and input to CIO 0005 as 0000 to 0FAO hexadecimal. SCL2(486) is used to convert (scale) the value in CIO 0005 to a value between 0000 and 0300 BCD .
When CIO 0000.00 is ON , the contents of CIO 0005 is scaled using the linear function defined by $\Delta \mathrm{X}$ ( 0 FAO ), $\Delta \mathrm{Y}$ (0300), and the offset ( 0 ). These values are contained in D00100 to D00102, and the result is output to D00200.


## Scaling 1 to 5-V Analog Input to -200 to 200

In the following example, it is assume that an analog signal from 1 to 5 V is converted and input to CIO 0005 as 0000 to OFAO hexadecimal. SCL2(486) is used to convert (scale) the value in CIO 0005 to a value between -0200 and 0200 BCD.
When CIO 0000.00 is ON , the contents of CIO 0005 is scaled using the linear function defined by $\triangle \mathrm{X}$ ( 0 FAO ), $\Delta Y$ ( 0400 ), and the offset (07D0). These values are contained in D00100 to D00102, and the result is output to D00200.


## 3-17-3 SCALING 3: SCL3(487)

## Purpose

Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | SCL3(487) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SCL3(487) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Converts signed BCD data into signed binary data according to the specified linear function. An offset can be input in defining the linear function.


S: Source word
P1: First parameter word
R: Result word

The contents of the five words starting with the first parameter word (P1) are shown in the following diagram.


Note P1 to P1+4 must be in the same area.

## Operand Specifications

| Area | S | P1 | R |
| :---: | :---: | :---: | :---: |
| CIO Area | $\begin{aligned} & \hline \mathrm{CIO} 0000 \text { to } \\ & \mathrm{CIO} 6143 \end{aligned}$ | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6139 \end{aligned}$ | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6143 \end{aligned}$ |
| Work Area | W000 to W255 | W000 to W251 | W000 to W255 |
| Auxiliary Bit Area | A000 to A959 | A000 to A955 | A448 to A959 |
| Timer Area | T0000 to T0255 | T0000 to T0251 | T0000 to T0255 |
| Counter Area | C0000 to C0255 | C0000 to C0251 | C0000 to C0255 |
| DM Area | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32763 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32767 } \end{array}$ |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Resisters | DR0 to DR15 | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(- -)IR0 to , $-(--)$ IR15 |  |  |

## Description

SCL3(487) is used to convert the signed BCD data (the BCD data contains the absolute value and the Carry Flag shows the sign) contained in the source word $S$ into signed binary data and place the result in the result word $R$ according to the linear function defined by the slope $(\Delta X, \Delta Y)$ and an offset. The maximum and minimum conversion values are also specified. The address of the first word containing $\Delta \mathrm{X}, \Delta \mathrm{Y}$, the offset, the maximum conversion, and the minimum conversion is specified for the first parameter word P1.
The sign of the result is indicated by the status of the Carry Flag (ON: negative, OFF: positive). Use STC(040) and CLC(041) to turn the Carry Flag ON and OFF.
The following equations are used for the conversion.

$$
R=\frac{\Delta Y}{\text { Binary conversion of } \Delta X} \times((\text { Binary conversion of } S)+(\text { Offset }))
$$

The slope of the line is $\Delta \mathrm{Y} / \Delta \mathrm{X}$.
The offset and slope can be a positive value, 0 , or a negative value. Using a negative slope enables reverse scaling.
The result will be rounded to the nearest integer.
The source value in $S$ is treated as an absolute $B C D$ value and the sign is indicated by the Carry Flag. The source value can thus be between -9999 and 9999.
If the result is less than the minimum conversion value, the minimum conversion value will be output as the result. If the result is greater than the maximum conversion value, the maximum conversion value will be output.


SCL3(487) is used to convert data using a user-defined scale to signed binary for Analog Output Units. For example, SCL3(487) can convert 0 to $200^{\circ} \mathrm{C}$ to 0000 to OFAO (hex) and output an analog output signal 1 to 5 V from the Analog Output Unit.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the contents of S is not BCD. <br> ON if the contents of $\mathrm{P} 1+1(\Delta \mathrm{X})$ is not between 0001 and <br> 9999 BCD. <br> OFF in all other cases. |
| Equals Flag | $=$ | ON if the result is 0000. <br> OFF in all other cases. |
| Negative Flag | N | ON when the MSB of the R (the result) is 1. <br> OFF in all other cases. |

## Precautions

## Examples

An error will occur and the Error Flag will turn $O N$ if the contents of $S$ is not $B C D$ or if the value for $\Delta X(P 1+1)$ is not between 0001 and $9999 B C D$.
The Equals Flag will turn ON when the contents of the result word R is 0000 .
The Negative Flag will turn ON if the MSB of the result in $R$ is 1 , i.e., if the result is negative.

When a value from 0 to 200 is scaled to an analog signal ( 1 to 5 V , for example), a signed BCD value of 0000 to 0200 is converted (scaled) to signed binary value of 0000 to OFAO for a Motion Control Module. When CIO 0000.00 turns ON in the following example, the contents of D00000 is scaled using the linear function defined by $\Delta \mathrm{X}(0200), \Delta \mathrm{Y}(0 \mathrm{FAO})$, and the offset ( 0 ). These values are contained in D00100 to D00102. The sign of the BCD value in D00000 is indicated by the Carry Flag. The result is output to CIO 2011.


## 3-17-4 AVERAGE: AVG(195)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

S: Source word
C: Control word (Number of cycles N and sign specification)
R: Result word (average)
R+1: First work area word

| Variations | Executed Each Cycle for ON Condition | AVG(195) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | OK | OK |

Calculates the average value of an input word for the specified number of cycles.


## C: Number of Cycles and Sign Specification

The number of cycles N must be between 01 and 40 hexadecimal ( 1 to 64 cycles). Bit 14 specifies if signed data or unsigned data is used.


## R: Result Word (Average)

## R+1: First Work Area Word (Read-only)

$R$ will contain the average value after the specified number of cycles. $\mathrm{R}+1$ provides information on the averaging process and $\mathrm{R}+2$ to $\mathrm{R}+\mathrm{N}+3$ contain the previous values of $S$ as shown in the following diagram.
R: Average
R+1: Processing data (read-only)
R+2: Processing data (read-only)
$\mathrm{R}+3$ : Processing data (read-only)
R+4: Previous value \#1
R +5 : Previous value \#2
$\mathrm{R}+\mathrm{N}+3$ : Previous value \#N
S


Note R to R+N+3 must be in the same area.

## Operand Specifications

| Area | S | C |
| :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |
| Work Area | W000 to W255 | CIO 000 to <br> CIO 6139 |
| Auxiliary Bit Area | A000 to A959 | W000 to W251 |
| Timer Area | T0000 to T0255 | A448 to A955 |
| Counter Area | C0000 to C0255 | T0000 to T0251 |
| DM Area | D00000 to D32767 | C0000 to C0251 |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 | D00000 to <br> D32763 |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |
| Constants | \#0000 to \#FFFF <br> (binary) | \#0001 to \#0040 <br> (binary) |
| Data Resisters | DR0 to DR15 | --- |


| Area | S | C | R |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing | , IR0 to ,IR15 |  |  |
| using Index Registers | -2048 to +2047, IR0 to -2048 to +2047, IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

For the first $\mathrm{N}-1$ cycles when the execution condition is $\mathrm{ON}, \mathrm{AVG}(195)$ writes the values of $S$ (signed or unsigned binary data) in order to words starting with $R+4$. The Previous Value Pointer (bits 00 to 07 of $R+1$ ) is incremented each time a value is written. Until the Nth value is written, the contents of $S$ will be output unchanged to $R$ and the Average Value Flag (bit 15 of $R+1$ ) will remain OFF.
When the Nth value is written to $\mathrm{R}+\mathrm{N}+3$, the average of all the values that have been stored will be computed, the average will be output to $R$ as a signed or unsigned binary value, and the Average Value Flag (bit 15 of R+1) will be turned $O N$. For all further cycles, the value in $R$ will be updated for the most current $N$ values of $S$. The maximum value of $N$ is 64 .
The Previous Value Pointer will be reset to 0 after $\mathrm{N}-1$ values have been written.
The average value output to $R$ will be rounded to the nearest integer.


## Flags

## Precautions

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the value of N is 0. <br> OFF in all other cases. |

The contents of the First Work Area Word ( $\mathrm{R}+1$ ) is cleared to 0000 each time the execution condition changes from OFF to ON.
The contents of the First Work Area Word (R+1) will not be cleared to 0000 the first time the program is executed at the start of operation. If $\operatorname{AVG}(195)$ is to be executed in the first program scan, clear the First Work Area Word from the program.

## Examples



If N (Number of Cycles) is 00 , an error will occur and the Error Flag will turn ON.

When ClO 0000.00 is ON in the following example, the contents of D00100 will be stored one time each scan for the number of scans specified in D00200. The contents will be stored in order in the ten words from CIO 0014 to ClO 0023 . The average of the contents of these ten words will be placed in ClO 0010 and then bit 15 of CIO 0011 will be turned ON.

In the following example, the content of CIO 0040 is set to \#0000 and then incremented by 1 each cycle. For the first two cycles, AVG(195) stores the content of CIO 0040 to D01004 and D01005. The contents of D01001 will also change (which can be used to confirm that the results of AVG(195) has changed). On the third and later cycles, AVG(195) calculates the average value of the contents of D01004 to D01006 and writes that average value to D01000.


## 3-18 Subroutines

This section describes instructions used to control subroutines.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| SUBROUTINE CALL | SBS | 091 | 491 |
| MACRO | MCRO | 099 | 496 |
| SUBROUTINE ENTRY | SBN | 092 | 500 |
| SUBROUTINE RETURN | RET | 093 | 503 |
| JUMP TO SUBROUTINE | JSB | 982 | 503 |

## 3-18-1 SUBROUTINE CALL: SBS(091)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

Operand Specifications

## Description

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Calls the subroutine with the specified subroutine number and executes that program.


N : Subroutine number

| Variations | Executed Each Cycle for ON Condition | SBS(091) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @SBS(091) |
|  | Executed Once for Downward Differentiation | Not supported |

N : Subroutine number
Specifies the subroutine number between 0 and 255 decimal.

| Area | N |
| :--- | :--- |
| CIO Area | --- |
| Work Area | --- |
| Auxiliary Bit Area | --- |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | -- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | 0 to 255 (decimal) |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | --- |

SBS(091) calls the subroutine with the specified subroutine number. The subroutine is the program section between $\operatorname{SBN}(092)$ and $\operatorname{RET}(093)$. When the subroutine is completed, program execution continues with the next instruction after SBS(091).

Execution condition ON


Subroutines can be nested up to 16 levels. Nesting is when another subroutine is called from within a subroutine program, such as shown in the following example, which is nested to 3 levels.

| 000000 |  | Source data |  |  |  | Result |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H1 | APR | S: D00010 |  |  |  |  | R: D | 200 |  |
|  | \#0001 | 0 | $10^{1}$ | $10^{0}$ | $10^{-}$ | $10^{-1}$ | $10^{-2}$ | $10^{-3}$ | $10^{-4}$ |
|  | D00010 | 0 | 3 | 0 | 0 | 8 | 6 | 6 | 0 |
|  | D00200 | Set the source data in $10^{-1}$ degrees. (0000 to 0900, BCD) |  |  |  | Result data has four significant digits, fifth and higher digits are ignored. (0000 to 9999, BCD) |  |  |  |



Note A subroutine can be called more than once in a program.

## Subroutines and Differentiation

Observe the following precautions when using differentiated instructions (DIFU(013), DIFU(014), or up/down differentiated instructions) in subroutines.
The operation of differentiated instructions in a subroutine is unpredictable if a subroutine is executed more than once in the same cycle. In the following example, subroutine 001 is executed when CIO 0000.00 is ON and CIO 0001.00 is turned ON by $\operatorname{DIFU}(013)$ when CIO 0000.01 has gone from OFF to ON . If CIO 0000.01 is ON in the same cycle, subroutine 001 will be executed again but this time DIFU(013) will turn CIO 0001.00 OFF without checking the status of CIO 0000.01 .


In contrast, the output of a differentiated instruction (DIFU(013) or DIFD(014)) would remain ON if the instruction was executed and the output was turned ON but the same subroutine was not called a second time.


In the following example, subroutine 001 is executed if CIO 0000.00 is ON . Output CIO 0001.00 is turned ON by $\operatorname{DIFU}(013)$ when CIO 0000.01 has gone from OFF to ON. If CIO 0000.00 is OFF in the following cycle, subroutine 001 will not be executed again and output CIO 0001.00 will remain ON .

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if nesting exceeds 16 levels. <br> ON if the specified subroutine number does not exist. <br> ON if a subroutine calls itself. <br> ON if a subroutine being executed is called. <br> ON if the specified subroutine is not defined in the current <br> task. <br> OFF in all other cases. |

## Precautions

## Examples

$1,2,3 . . . \quad$ 1. The specified subroutine is not defined within the current task.
2. The subroutine is calling itself.
3. Subroutine nesting exceeds 16 levels.
4. The specified subroutine is being executed.

Example 1: Sequential (Non-nested) Subroutines
When CIO 0000.00 is ON in the following example, subroutine 001 is executed and program execution returns to the next instruction after SBS(091). The remainder of the main program (through the instruction just before $\operatorname{SBN}(092) 1$ ) is then executed.


## Example 2: Sequential (Non-nested) Subroutines

When CIO 0000.00 is ON in the following example, subroutine 001 is executed and program execution returns to the next instruction after SBS(091) 1. When CIO 0000.01 is ON , subroutine 002 is executed and program execution returns to the next instruction after SBS(091) 2.


## Example 3: Nested Subroutines

When CIO 0000.00 is ON in the following example, subroutine 001 is executed. If CIO 0000.01 is ON , subroutine 002 is executed from within subroutine 001 and program execution returns to the next instruction after SBS(091) 2 when subroutine 002 is completed. Execution of subroutine 001 continues and program execution returns to the next instruction after $\operatorname{SBS}(091) 1$ when subroutine 001 is completed.


## 3-18-2 MACRO: MCRO(099)

## Purpose

## Ladder Symbol

Calls the subroutine with the specified subroutine number and executes that program using the input parameters in $S$ to $S+4$ and the output parameters in D to $D+4$.

| MCRO(099) |  |
| :---: | :---: |
| N | N: Subroutine number |
| S | S: First input parameter word |
| D | D: First output parameter word |

## Variations

| Variations | Executed Each Cycle for ON Condition | MCRO(099) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ MCRO(099) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

## Operands

## Operand Specifications

| Area | N | S $\quad$ D |
| :---: | :---: | :---: |
| CIO Area | --- | CIO 0000 to CIO 6139 |
| Work Area | --- | W000 to W251 |
| Auxiliary Bit Area | --- | A000 to A443 A448 to A955 <br> A448 to A955  |
| Timer Area | --- | T0000 to T0251 |
| Counter Area | --- | C0000 to C0251 |
| DM Area | --- | D00000 to D32763 |
| Indirect DM addresses in binary | --- | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |
| Constants | 0 to 255 (decimal) | --- |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | --- | $\begin{aligned} & \text {,IR0 to ,IR15 } \\ & -2048 \text { to +2047 ,IR0 to -2048 to } \\ & +2047 \text {,IR15 } \\ & \text { DR0 to DR15, IR0 to DR0 to DR15, } \\ & \text { IR15 } \\ & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |

## Description

MCRO(099) calls the subroutine with the specified subroutine number just like SBS(091). Unlike SBS(091), MCRO(099) operands S and D can be used to change bit and word addresses in the subroutine, although the structure of the subroutine is constant.
When MCRO(099) is executed, the contents of S through S+4 are copied to A540 through A544 (macro area inputs) and the specified subroutine is executed. When the subroutine is completed, the contents of A545 through A549 (macro area outputs) are copied to D through $\mathrm{D}+4$ and program execution continues with the next instruction after MCRO(099).


MCRO(099) can be used to consolidate two or more subroutines with the same structure but different input and output addresses into a single subroutine program. When MCRO(099) is executed, the specified input and output data is transferred to the specified subroutine.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if nesting exceeds 16 levels. <br> ON if the specified subroutine number does not exist. <br> ON if a subroutine calls itself. <br> ON if a subroutine being executed is called. <br> ON if the specified subroutine is not defined in the current <br> task. <br> OFF in all other cases. |

The following table shows relevant words in the Auxiliary Area.

| Name | Address | Operation |
| :--- | :--- | :--- |
| Macro area input <br> words | A540 to <br> A544 | When MCRO(099) is executed the five words <br> from S to S+4 are copied to A510 to A514. These <br> input words are passed to the subroutine. |
| Macro area input <br> words | A545 to <br> A549 | After the subroutine specified in MCRO(099) has <br> been executed, the output data in these output <br> words and copied to D to D+4. |

## Precautions

The five words of input data (words or bits) in A540 to A544 and the five words of output data (words or bits) in A545 to A549 must be used in the subroutine called by MCRO(099). It is not possible to pass more than five words of data.
It is possible to nest MCRO(099) instructions, but the data in the macro area input and output words (A540 to A549) must be saved when calling nested subroutine because all MCRO(099) instructions use the same 10 words.

## Example

When CIO 0000.00 is ON in the following example, two MCRO(099) instructions pass different input and output data to subroutine 001.

1,2,3... 1. The first MCRO(099) instruction passes the input data in ClO 0010 to CIO 0014 and executes the subroutine. When the subroutine is completed, the output data is stored in CIO 0030 to CIO 0034.
2. The second MCRO (099) instruction passes the input data in CIO 0020 to CIO 0024 and executes the subroutine. When the subroutine is completed, the output data is stored in CIO 0040 to CIO 0044.


The second MCRO(099) instruction operates in the same way, but the input data in CIO 0020 to CIO 0024 is passed to A540 to A544 and the output data in A 545 to A 549 is passed to ClO 0040 to ClO 0044.
The above programming is equivalent to the following programming.


## 3-18-3 SUBROUTINE ENTRY: SBN(092)

Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

## Operands

## Operand Specifications

| Area | N |
| :--- | :--- |
| CIO Area | --- |
| Work Area | --- |
| Auxiliary Bit Area | --- |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | --- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | 0 to 255 (decimal) |
| Data Resisters | --- |


| Area | N |
| :--- | :--- |
| Index Registers | --- |
| Indirect addressing <br> using Index Registers | -- |

## Description

## Precautions

SBN(092) indicates the beginning of the subroutine with the specified subroutine number. The end of the subroutine is indicated by RET(093).
The region of the program beginning at the first $\operatorname{SBN}(092)$ instruction is the subroutine region. A subroutine is executed only when it has been called by SBS(091), JSB(982), or MCRO(099).


When the subroutine is not being executed, the instructions are treated as NOP(000).
Place the subroutines after the main program and just before the END(001) instruction in the program for each task. If part of the main program is placed after the subroutine region, that program section will be ignored.


Note Input \#0 to \#1023 on the CX-Programmer to input the subroutine number, N .
Be sure to place each subroutine in the same program (task) as its corresponding SBS(091), JSB(982), or MCRO(099) instruction. A subroutine in one task cannot be called from another task. It is possible to program a subroutine within an interrupt task.


The step instructions, STEP(008) and SNXT(009) cannot be used in subroutines.


## Example

When CIO 0000.00 is ON in the following example, subroutine 10 is executed and program execution returns to the next instruction after the SBS(091) or MCRO(099) instruction that called the subroutine.


## 3-18-4 SUBROUTINE RETURN: RET(093)

Purpose

Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- | :--- |
| Not allowed | Not allowed | OK | OK |
| Description | RET(093) indicates the end of a subroutine and SBN(092) indicates the <br> beginning of a subroutine. See 3-18-3 SUBROUTINE ENTRY: SBN(092) for <br> more details on the operation of subroutines. |  |  |
|  | When program execution reaches RET(093), it is automatically returned to |  |  |
| the next instruction after the SBS(091), JSB(982), or MCRO(099) instruction |  |  |  |
| that called the subroutine. When the subroutine has been called by |  |  |  |
| MCRO(099), the output data in A545 through A549 is written to D through |  |  |  |
| D+4 before program execution is returned. |  |  |  |
| Precautions | When the subroutine is not being executed, the instructions are treated as |  |  |
| Example | NOP(000). |  |  |

Description

## Precautions

Example
Indicates the end of a subroutine program. Used in combination with SBN(092) to define a subroutine region.


| Variations | Executed Each Cycle for ON Condition | $\operatorname{RET}(093)$ |
| :--- | :--- | :--- |

## 3-18-5 JUMP SUBROUTINE: JSB(982)

Purpose

Ladder Symbol

## Associated Instructions

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## N: Subroutine number

Specifies the subroutine number between 0 and 255 decimal.

## S: First input parameter word

Specifies the first word of the data to be passed to the subroutine.
The memory address of the specified word is set in Index Register IRO.

## D: First output parameter word

Specifies the first word of the data to be passed out of the subroutine. The memory address of the specified word is set in Index Register IRO.

## Operand Specifications

## Description

| Area | N | S | D |
| :---: | :---: | :---: | :---: |
| CIO Area | --- | ClO 0000 to ClO 6143 |  |
| Work Area | --- | W000 to W255 |  |
| Auxiliary Bit Area | --- | A000 to A959 | A448 to A959 |
| Timer Area | --- | T0000 to T0255 |  |
| Counter Area | --- | C0000 to C0255 |  |
| DM Area | --- | D00000 to D32767 |  |
| Indirect DM addresses in binary | --- | @ D00000 to @D32767 |  |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |  |
| Constants | 0 to 255 (decimal) | --- | --- |
| Data Resisters | --- | --- | --- |
| Index Registers | --- | --- |  |
| Indirect addressing using Index Registers | --- | $\begin{aligned} & \text {,IR2 to ,IR15 } \\ & -2048 \text { to +2047, IR2 to -2048 to } \\ & \text { +2047 ,IR15 } \\ & \text { DR0 to DR15, IR2 to DR0 to DR15, } \\ & \text { IR15 } \\ & \text {,IR2+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR2 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |  |

The specified subroutine is always started, so the JSB(982) instruction's execution condition does not control execution of the instruction. Instead, the execution condition is automatically stored in a corresponding Auxiliary Area bit (A019.00 and A034.15) as the Powerflow Flag. That Powerflow Flag can be used in the subroutine as a switch to perform different processing.
JSB(982) will be executed even when the execution condition is OFF. JSB(982) stores the status of the execution condition in the corresponding bit (A019.00 and A034.15 correspond to subroutine numbers 0 to 255) and calls the specified subroutine. The execution condition (Powerflow Flag stored in A019.00 and A034.15) can be used in the subroutine to control processing.

## Example 1:

When the execution condition is ON, jogging is performed. When the execution condition is OFF, the axis is stopped or decelerated.

## Example 2:

When the execution condition goes from OFF to ON, a communications instruction is executed. Even if the execution condition is OFF, the communications instruction will receive the response and communications processing will be monitored until it is completed.

## Using Index Registers for General-purpose Subroutines

With JSB(982), the words containing the input data can be specified and the memory address of the beginning word is automatically stored in IR0 so the
specified subroutine can be used repeatedly. When Index Register IRO is indirectly addressed in the subroutine, the subroutine accesses the first word containing the desired input data and that input data is read and processed.
The output parameter words can be specified in the same way, and the beginning word for the output data is automatically stored in IR1. Index Register IR1 can be indirectly addressed in the subroutine to write the processing results to the desired words as output data.

Note 1. With $\operatorname{SBS}(091)$, the subroutine is completely skipped when the execution condition (Powerflow Flag) is OFF. Therefore, if SBS(091) is used to call the subroutine, any processing required when the execution condition is OFF cannot be included in the subroutine. (For example, a subroutine that performs jogging when the execution condition is ON cannot contain processing such as stopping or decelerating an axis required when the execution condition is OFF).
2. With $\operatorname{SBS}(091)$, there is no function in the subroutine to indicate whether or not the subroutine is being executed for the first time. Therefore, if SBS(091) is used to call the subroutine, it is not possible to divide processing over several cycles in that subroutine.

## Operation of JSB(982)



Note JSB(982) will be executed even when the execution condition (Powerflow Flag) is OFF.

When JSB(982) is executed, it performs the following operations:
1,2,3... 1. The subroutine is started and the corresponding Subroutine Powerflow Flag (A019.00 and A034.15) is turned ON.

| Address |  | Corresponding subroutine <br> number |
| :--- | :--- | :--- |
| Word | Bit |  |
| A019 | 00 to 15 | SBN000 to SBN015 |
| A020 | 00 to 15 | SBN016 to SBN031 |
| A021 | 00 to 15 | SBN032 to SBN047 |
| to |  | to |
| A034 | 00 to 15 | SBN240 to SBN255 |

2. The memory addresses of the first input parameter word (S) and first output parameter word (D) are stored in Index Registers IR0 and IR1, respectively.
3. The specified subroutine is executed up to RET(093), the SUBROUTINE RETURN instruction.
4. The JSB(982) instruction ends.

Note If $\mathrm{JSB}(982)$ is placed in a program section between IL(002) and ILC(003), $\mathrm{JSB}(982)$ will execute the subroutine even when the program section is interlocked. The contents of the destination subroutine will be interlocked.

Flags
None of the Condition Flags are affected by this instruction.

## Example: Executing JSB(982) with a Powerflow Flag



## Example Task Structure

Incorrect
Task 1


Correct
Task


## 3-19 Interrupt Control Instructions

This section describes instructions used to control interrupts and interrupt timers.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| SET INTERRUPT MASK | MSKS | 690 | 508 |
| READ INTERRUPT MASK | MSKR | 692 | 510 |
| CLEAR INTERRUPT | CLI | 691 | 512 |
| DISABLE INTERRUPTS | DI | 693 | 513 |
| ENABLE INTERRUPTS | EI | 694 | 514 |
| INTERVAL TIMER | STIM | 980 | 516 |

## 3-19-1 SET INTERRUPT MASK: MSKS(690)

## Purpose

## Ladder Symbol



N : Interrupt identifier
S: Interrupt data

## Variations

| Variations | Executed Each Cycle for ON Condition | MSKS(690) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ MSKS(690) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Specifying I/O Interrupt Processing and Mask Processing

| Operand | Contents |
| :---: | :---: |
| N | Specify the interrupt input number. <br> \#0000: Interrupt input 0 <br> \#0001: Interrupt input 1 <br> \#0002: Interrupt input 2 <br> \#0003: Interrupt input 3 <br> \#0004: Phase-Z input counter clear interrupt for counter 1 (See note 1.) <br> \#0005: Phase-Z input counter clear interrupt for counter 2 (See note 1.) |
| S | Interrupt mask. <br> 0000 hex: Interrupt enabled <br> 0001 hex: Interrupt masked <br> 0002 hex: Decrementing counter started and interrupts enabled (See note 2.) |

Note 1. These settings can be used only in CPU Units with unit version 3.2 or later.
2. S cannot be set to \#0002 if $N$ has been set to \#0004 or \#0005.

The relationship between interrupt input numbers and interrupt task numbers is shown in the following table.

| Interrupt input number | Interrupt task numbers |  |
| :--- | :--- | :--- |
| Interrupt input 0 | 000 | CIO 2960.00 |
| Interrupt input 1 | 001 | CIO 2960.01 |
| Interrupt input 2 | 002 | CIO 2960.02 |
| Interrupt input 3 | 003 | CIO 2960.03 |
| Phase-Z input counter clear <br> interrupt for counter 1 | 004 | If the reset method is set to Phase-Z <br> signal + software reset, the task <br> starts when a counter reset is per- <br> formed by the phase-Z signal. |
| Phase-Z input counter clear <br> interrupt for counter 2 | 005 |  |

## Operand Specifications

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ 32767 |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |
| Constants | Specified values only | \#0 to \#2 |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~$ <br> to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to <br> DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> Indirect addressing <br> using Index Registers |

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the specified range exceeds an area boundary. <br> ON if the specified value exceeds the allowable range. <br> ON if N is not within the specified range of 0 to 5 hex. <br> ON if S is not within the specified range of 0 to 2 hex. <br> OFF in all other cases. |
| Equals Flag | $=$ | OFF |
| Negative Flag | N | OFF |

## System Setup Settings

## Examples

| Name | Description | Settings |
| :--- | :--- | :--- |
| Interrupt <br> Input <br> Settings | Specify whether built- <br> in inputs are to be <br> used as normal inputs <br> or as interrupt inputs. | 00 hex: Normal (default) <br> 02 hex:Interruption (up) <br> (interrupt when input turns ON) <br> Interruption (down) <br> (interrupt when input turns OFF)  <br> Pulse <br> Input <br> Setting Specify the counter's <br> reset method. <br> An interrupt task can <br> be started only when <br> this value is set to <br> 1 hex. <br> (interruption (both edge)  |

## Examples

When CIO 0002.00 turns ON in the following example, MSKS(690) unmasks (enables) interrupt input 0.


0: Enabled
1: Masked
When CIO 0002.01 turns ON in the following example, MSKS(690) disables interrupt input 0.

| 0002.01 |  |
| ---: | ---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## 3-19-2 READ INTERRUPT MASK: MSKR(692)

Purpose Reads the current interrupt processing settings that were set with MSKS(690).

## Ladder Symbol


$\mathbf{N}$ : Interrupt identifier
D: Destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | $\operatorname{MSKR}(692)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{MSKR}(692)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Reading Masks

| Operand | Contents |
| :--- | :--- |
| N | Specify the interrupt input number. |
|  | $\# 0000:$ Interrupt input 0 |
|  | $\# 0001:$ Interrupt input 1 |
|  | \#0002: Interrupt input 2 |
| \#0003: Interrupt input 3 |  |
|  | \#0004: Phase-Z input counter clear interrupt for counter 1 (See note.) |
| \#0005: Phase-Z input counter clear interrupt for counter 2 (See note.) |  |

Note These settings can be used only in CPU Units with unit version 3.2 or later.
The relationship between interrupt input numbers and interrupt task numbers is shown in the following table.

| Interrupt input number | Interrupt task numbers |  |
| :--- | :--- | :--- |
| Interrupt input 0 | 000 | CIO 2960.00 |
| Interrupt input 1 | 001 | CIO 2960.01 |
| Interrupt input 2 | 002 | CIO 2960.02 |
| Interrupt input 3 | 003 | CIO 2960.03 |
| Phase-Z input counter clear <br> interrupt for counter 1 | 004 | If the reset method is set to Phase-Z <br> signal + software reset, the task <br> starts when a counter reset is per- <br> formed by the phase-Z signal. |
| Phase-Z input counter clear <br> interrupt for counter 2 | 005 |  |

## Operand Specifications

| Area | N | D |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A448 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | *D00000 to *D32767 |
| Indirect DM addresses <br> in BCD | Specified values only | --- |
| Constants | --- | DR0 to DR15 |
| Data Resisters | --- | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~$ <br> to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to <br> DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> Index Registers <br> Indirect addressing <br> using Index Registers |

## Description

## Flags

MSKR(692) reads the interrupt input settings specified with MSKS(690). The status (disabled/enabled) of the input interrupt specified with N is output to D .

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if $N$ is not within the specified range of 0 to 5. <br> OFF in all other cases. |

## Precautions

Examples

MSKR(692) can be executed in the main program or in interrupt tasks.
When CIO 0002.00 turns ON in the following example, MSKR(692) reads the current mask status of Interrupt Input 0 and stores it in D00100.


0000: Interrupt enabled
0001: Interrupt masked

## 3-19-3 CLEAR INTERRUPT: CLI(691)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | CLI(691) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{CLI}(691)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operand Specifications

| Operand | Contents |
| :--- | :--- |
| N | Specify the interrupt input number. <br> \#0000: Interrupt input 0 <br> \#0001: Interrupt input 1 <br> \#0002: Interrupt input 2 <br> \#0003: Interrupt input 3 <br> \#0004: Phase-Z input counter clear interrupt for counter 1 (See note.) <br> \#0005: Phase-Z input counter clear interrupt for counter 2 (See note.) |
| C | Control data: Interrupt mask clear specification. <br> 0000 hex: Recorded interrupt input retained. <br> 0001 hex: Recorded interrupt input cleared. |

Note These settings can be used only in CPU Units with unit version 3.2 or later.

| Area | N | C |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |


| Area | N | C |
| :---: | :---: | :---: |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |
| Constants | Refer to the previous table. |  |
| Data Resisters | --- | DR0 to DR15 |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | --- | ,IR0 to ,IR15 <br> -2048 to +2047, IR0 to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{array}{\|l} \hline \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |

## Description

CLI(691) clears or retains the specified recorded input interrupt.
Values \#0000 to \#0003 correspond to interrupt inputs 0 to 3 .
CLI(691) clears a recorded interrupt input when the corresponding bit of $C$ is ON and retains the recorded interrupt input when the corresponding bit is OFF.


If an interrupt task is being executed and an interrupt input with a different interrupt number is received, that interrupt number is recorded internally. The recorded interrupts are executed later in order of their priority (from the lowest number to the highest). $\mathrm{CLI}(691)$ can be used to clear these recorded interrupts before they are executed.

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if $N$ is not between 0 to 5. <br> ON if C is not between 0000 and 0001 hex. <br> OFF in all other cases. |

## Examples

When CIO 0002.00 turns ON in the following example, $\mathrm{CLI}(691)$ clears the recorded interrupts for interrupt input 0.


0000: Recorded interrupt input retained. 0001: Recorded interrupt input cleared.

## 3-19-4 DISABLE INTERRUPTS: DI(693)

## Purpose

Ladder Symbol

Disables execution of all interrupt tasks.


## Variations

| Variations | Executed Each Cycle for ON Condition | $\mathrm{DI}(693)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \mathrm{DI}(693)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | Not allowed |

## Description

$\mathrm{DI}(693)$ is executed from the main program to temporarily disable all interrupt tasks (input interrupt tasks, interval timer interrupt tasks, pulse output interrupt tasks, and high-speed counter interrupt tasks). All interrupt tasks will be disabled until they are enabled again by execution of $\mathrm{EI}(694)$.

Note 1. Use $\mathrm{El}(694)$ to enable interrupts again.
2. $\mathrm{DI}(693)$ cannot be executed in an interrupt task. Attempting to do so will cause an error and the Error Flag will turn ON.

## Flags

## Examples

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if $\mathrm{DI}(693)$ is executed from an interrupt task. <br> OFF in all other cases. |

When CIO 0000.00 is ON in the following example, $\mathrm{DI}(693)$ disables all interrupt tasks.


## 3-19-5 ENABLE INTERRUPTS: EI(694)

Purpose

## Ladder Symbol

Enables execution of all interrupt tasks.


## Variations

| Variations | Executed Each Cycle for Normally ON <br> Condition | El(694) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | Not allowed |

## Description

$\mathrm{El}(694)$ is executed from the main program to enable all interrupt tasks (input interrupt tasks, interval timer interrupt tasks, pulse output interrupt tasks, and high-speed counter interrupt tasks) that were disabled by $\mathrm{DI}(693)$.

Note 1. EI(694) does not require an execution condition.
2. El(694) will not enable interrupt tasks for which MSKS(690) has disabled interrupt inputs, STIM(980) has disabled interval timer interrupts, or CT$B L(882)$ has disabled target value comparisons.
3. El(694) cannot be executed in an interrupt task. Attempting to do so will cause an error and the Error Flag will turn ON.

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if El(694) is executed from an interrupt task. <br> OFF in all other cases. |

## Examples

In the following example, $\mathrm{El}(694)$ enables all interrupt tasks that were disabled by $\mathrm{DI}(693)$.


## 3-19-6 INTERVAL TIMER: STIM(980)

## Purpose

## Ladder Symbol

C1: Control data \#1
C2: Control data \#2
C3: Control data \#3


| Function | Description |
| :--- | :--- |
| Basic functions | Starting the one-shot interrupt timer, starting the sched- <br> uled interrupt timer, reading a timer PV, and stopping an <br> interrupt timer |
| Pulse output functions <br> (FQM1-MMP22 only) | Starting the one-shot pulse output and starting/stopping <br> the pulse counter timer |

## Variations

| Variations | Executed Each Cycle for ON Condition | STIM(980) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @STIM(980) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## C1: Control Word 1

The contents of control word \#1 are shown below.

| Value of C1 | Control function |
| :--- | :--- |
| $\# 0000$ | Start one-shot timer. |
| $\# 0001$ | One-shot pulse output 1 (FQM1-MMP22 only) |
| $\# 0002$ | One-shot pulse output 2 (FQM1-MMP22 only) |
| $\# 0003$ | Start scheduled interrupt timer. |
| $\# 0006$ | Read timer PV. |
| $\# 000 \mathrm{~A}$ | Stop timer. |
| \#000B | Start or stop pulse counter timer 1 (FQM1-MMP22 only). |
| \#000C | Start or stop pulse counter timer 2 (FQM1-MMP22 only). |

## C2 and C3: Control Words 2 and 3

The functions of C2 and C3 depend upon the control function setting in C1.

- C1 = \#0000 or \#0003 (Start one-shot timer or scheduled interrupt timer.)

| Operand | Contents |
| :--- | :--- |
| C2 | Timer SV (first word) |
| C3 | Interrupt task number 0000 to 0031 hexadecimal (0 to 49 decimal) |

The following table shows the settings for C 2 when specifying a word address or constant.

| C2 | Settings |  |
| :--- | :--- | :--- |
| Word address | C2: | Initial value of decrementing counter <br> 0001 to 270F Hex |
|  | C2+1: | Decrementing time interval in 0.1 ms units <br> 0005 to 0064 Hex (0.5 to 10.0 ms$)$ |
| Constant | Decrementing time interval in 0.1 ms units <br> 0005 to 0064 Hex ( 0.5 to 10.0 ms ) |  |

Note a) The total time from the execution of STIM(980) to time-up is:
(Content of C2) $\times($ Content of $\mathrm{C} 2+1) \times 0.1 \mathrm{~ms})$ $=0.5$ to $99,990 \mathrm{~ms}$
b) If a constant is set for C2, C2 contains the decrementing time interval between 0.5 and 10.0 ms. (The SV is set directly in 0.1 ms units.)
c) A timer interrupt function (one-shot timer or scheduled interrupt timer) executed with STIM(980) can be used simultaneously with the one-shot pulse output or pulse counter time measurement function.

- C1 = \#0001 or \#0002 (One-shot pulse output 1 or 2)

| Operand | Contents |
| :--- | :--- |
| C2 | ON time setting: 0001 to 270F Hex |
| C3 | Time units |
|  | 0000 Hex: 0.1 ms |
|  | 0001 Hex: 0.01 ms |
|  | 0002 Hex: 0.1 ms |
| 0003 Hex: 1 ms |  |
| 0004 Hex: 0.001 ms |  |

- C1 = \#0006 (Read timer PV.)

| Operand |  |
| :--- | :--- |
| C2 | First word containing PV parameter 1 |
| C3 | Word containing PV parameter 2 |

- Contents of PV parameter 1 words

| Word | Settings |
| :--- | :--- |
| C2 | Number of times that the decrementing timer value has been dec- <br> remented (4-digit hexadecimal) |
| C2+1 | Decrementing time interval ( 0.1 ms units, 4-digit hexadecimal) |

- Content of PV parameter 2 word:

| Word | Settings |
| :--- | :--- |
| C3 | Elapsed time since last decrement operation (0.1 ms units, 4-digit <br> hexadecimal) |

The elapsed time since the interval timer started is:
$(($ Content of C 2$) \times($ Content of $\mathrm{C} 2+1))+(($ Content of C 3$) \times 0.1 \mathrm{~ms})$

- C1 = \#000A (Stop timer.)

In this case, set both C2 and C3 to 0000 .

- C1 = \#000B or \#000C (Pulse counter timer 1 or 2)

| Operand |  |
| :--- | :--- |
| C2 | Start or stop counter. |
|  | \#0000: Start |
| \#0001: Stop |  |

## Operand Specifications

| Area | C1 | C2 | C3 |
| :---: | :---: | :---: | :---: |
| CIO Area | --- | CIO 0000 to CIO 6143 |  |
| Work Area | --- | W000 to W255 |  |
| Auxiliary Bit Area | --- | A000 to A959 |  |
| Timer Area | --- | T0000 to T0255 |  |
| Counter Area | --- | C0000 to C0255 |  |
| DM Area | --- | D00000 to D32767 |  |
| Indirect DM addresses in binary | --- | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |  |
| Constants | \#0 to \#C | \#0000 to \#270F | \#0 to \#31 |
| Data Resisters | --- | --- | DR0 to DR15 |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | --- | ,IR0 to ,IR15 <br> -2048 to +2047 , IRO to -2048 to +2047 ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |  |

## Description

STIM(980) is used to control the interval timers and pulse outputs according to the parameters specified in C1 (control data 1), C2 (control data 2), and C3 (control data 3).

Note To use $\operatorname{STIM}(980)$ to control one-shot pulse outputs, the pulse output operation mode must be set to 1 shot in advance in the System Setup.
To use $\operatorname{STIM}(980)$ for high-precision time measurement, the pulse output operation mode must be set to Calculation (time measurement) in advance in the System Setup.

## Operation

1. Starting a One-shot Timer

Set C1 to \#0000, set C2 to a constant or the word containing the timer SV, and set C3 to the interrupt task number.
2. Outputting a One-shot Pulse Output

Set C1 to \#0001 or \#0002, set C2 to the ON time, and set C3 to the interrupt task number.
3. Starting a Scheduled Interrupt Timer

Set C1 to \#0003, set C2 to a constant or the word containing the timer SV, and set C 3 to the interrupt task number.
4. Reading the Timer PV

Set C1 to \#0006 and set C2 and C3 to the words that will receive the Timer PV parameters.
5. Starting/Stopping Pulse Counter Time Measurement

Set C1 to \#000B or \#000C, set C2 to \#0000 (start) or \#0001 (stop), and set C3 to the time units.
6. Stopping the Timer (One-shot or Scheduled Interrupt Timer Only) Set C1 to \#000A and set C2 and C3 to \#0000.

## Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if a value that is out of range is specified for an SV. <br> (For example, an error will occur if C1 is set to a value <br> other than 0000, 0001, 0002, 0003, 0006, 000A, 000B, or <br> O00.) <br> ON if the pulse output operation mode set in the <br> System Setup does not match the control mode <br> specified in C1. |
| Equals Flag | $=$ | --- |
| Negative Flag | N | --- |

## System Setup Settings

## Precautions

| Tab | Name |  |
| :--- | :--- | :--- |
| Pulse Output <br> Tab | Pulse output opera- <br> tion mode | 1 shot |

## Read Timer PV and Stop Timer

- The Read Timer PV function (C1 = \#0006) and Stop Timer function (C1 = \#000A) are valid only on a one-shot timer or scheduled interrupt timer started with STIM(980).
The Read Timer and Stop Timer functions cannot be used on the one-shot pulse output or pulse counter time measurement.


## One-shot Pulse Outputs

- When STIM(980) is executed just once to start a one-shot pulse output (C1 = \#0001 or \#0002), a pulse output with the specified pulse width is started from the corresponding pulse output port.
In general, start the pulse output with either the up-differentiated version of the instruction (@ prefix) or an execution condition that is ON for just one cycle. The later STIM(890) instruction will be ignored if a one-shot pulse output is being generated and another instruction is executed to start a one-shot pulse output.
The Pulse Output Flag (A874.07 or A875.07) will be ON while a one-shot pulse is being output by STIM(890).
- The pulse output operation mode must be set to 1 shot in the System Setup in order to use $\operatorname{STIM(980)~to~control~one-shot~pulse~outputs.~If~}$ STIM(980) is executed to start a one-shot pulse output from a port that is set for another output mode (such as relative pulse output), the instruction will not be executed and the ER Flag will be turned ON


## Pulse Counters

- When $\operatorname{STIM}(980)$ is executed just once to start a counter (C1 = \#000B or $\# 000 \mathrm{C}$, and $\mathrm{C} 2=\# 0000$ ), the pulse count is started and must be stopped by executing the same instruction with $\mathrm{C} 2=\# 0001$.

In general, start the pulse counter with either the up-differentiated version of the instruction (@ prefix) or an execution condition that is ON for just one cycle. If another STIM(890) instruction is executed to start the pulse counter while pulses are already being counted, the pulse counter will restart.

- The pulse output operation mode must be set to Calculation (time measurement) in the System Setup in order to use STIM(980) to count pulses. If STIM(980) is executed to start a pulse counter at a port that is set for another output mode (such as relative pulse output), the instruction will not be executed and the ER Flag will be turned ON.


## 3-20 High-speed Counter/Pulse Output Instructions

This section describes instructions used to control the high-speed counters and pulse outputs.

| Instruction | Mnemonic | Function <br> code | Page |
| :--- | :--- | :--- | :--- |
| MODE CONTROL | INI | 880 | 521 |
| HIGH-SPEED COUNTER PV READ | PRV | 881 | 527 |
| REGISTER COMPARISON TABLE | CTBL | 882 | 530 |
| SPEED OUTPUT | SPED | 885 | 537 |
| SET PULSES | PULS | 886 | 543 |
| PULSE OUTPUT | PLS2 | 887 | 550 |
| ACCELERATION CONTROL | ACC | 888 | 555 |

## 3-20-1 MODE CONTROL: INI(880)

## Purpose

$\mathrm{INI}(880)$ can be used to execute the following operations:

- To start comparison with the high-speed counter or pulse output counter comparison table
- To stop comparison with the high-speed counter or pulse output counter comparison table
- To change the PV of the high-speed counter
- To change the maximum circular value of the high-speed counter or pulse output counter
- To change the PV of the pulse output
- To stop pulse output
- To stop comparison of the sampling counter
- To change the PV of the sampling counter
- To change the circular value of the sampling counter

This instruction is supported by the FQM1-MMP22 and FQM1-MMA22 Motion Control Modules only.

## Ladder Symbol

| $\mathrm{INI}(880)$ |
| :---: |
| $P$ |
| $C$ |
| $N V$ |

P: Port specifier
C: Control data
NV: First word with new PV

## Variations

| Variations | Executed Each Cycle for ON Condition | $\mathrm{INI}(880)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{INI}(880)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## P: Port Specifier

P specifies the port to which the operation applies.

| $\mathbf{P}$ | FQM1-MMP22 | FQM1-MMA22 |
| :--- | :--- | :--- |
| $\# 0001$ | Counter input port 1 | Counter input port 1 |
| $\# 0002$ | Counter input port 2 | Counter input port 2 |
| $\# 0003$ | Pulse output port 1 | Sampling counter |
| $\# 0004$ | Pulse output port 2 | --- |

## C: Control Data

The function of $\mathrm{INI}(880)$ is determined by the control data, C.

| C | INI(880) function |
| :--- | :--- |
| $\# 0000$ | Start comparison. (Use only in target value comparison mode.) |
| $\# 0001$ | Stop comparison. (Use only in target value comparison mode.) |
| $\# 0002$ | Change pulse output PV, high-speed counter PV, or sampling counter PV. |
| $\# 0003$ | Stop pulse output. (Use only with the FQM1-MMP22.) |
| $\# 0004$ | Change pulse output counter circular value, high-speed counter circular <br> value, or sampling counter circular value. |

## NV: First Word with New PV

NV and NV +1 contain the new PV when changing the PV (when C = \#0002). If the PV is not being changed, this operand is not used and NV should be set to \#0000.


## Operand Specifications

| Area | P | C | NV |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \hline \mathrm{C}=\# 0002 \text { or } \\ \# 0004 \end{gathered}$ | $\begin{aligned} & C=O \text { Other } \\ & \text { value } \end{aligned}$ |
| CIO Area | --- | --- | $\begin{aligned} & \hline \text { CIO } 0000 \text { to } \\ & \text { CIO } 6142 \end{aligned}$ | CIO 0000 (Cannot be used.) |
| Work Area | --- | --- | W000 to W254 | --- |
| Auxiliary Bit Area | --- | --- | A000 to A958 | --- |
| Timer Area | --- | --- | $\begin{array}{\|l\|} \hline \text { T0000 to } \\ \text { T0254 } \end{array}$ | --- |
| Counter Area | --- | --- | $\begin{array}{\|l\|} \hline \text { C0000 to } \\ \text { C0254 } \end{array}$ | --- |
| DM Area | --- | --- | $\begin{array}{\|l\|} \hline \text { D00000 to } \\ \text { D32766 } \end{array}$ | --- |
| Indirect DM addresses in binary | --- | --- | $\begin{aligned} & \text { @ D00000 to } \\ & \text { @ D32767 } \end{aligned}$ | --- |
| $\begin{array}{\|l} \text { Indirect DM addresses } \\ \text { in BCD } \end{array}$ | --- | --- | $\begin{array}{\|l\|} \hline \text { *D00000 to } \\ { }^{*} \mathrm{D} 32767 \end{array}$ | --- |
| Constants | See operand description. | See operand description. | --- | --- |
| Data Resisters | --- | --- | --- | --- |


| Area | P | C | NV |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{C}=\# 0002 \text { or } \\ \# 0004 \end{gathered}$ | $\begin{aligned} & \hline C=\text { Other } \\ & \text { value } \end{aligned}$ |
| Index Registers | --- | --- | --- | --- |
| Indirect addressing | --- | --- | , IR0 to ,IR15 | --- |
| using Index Registers |  |  | $\begin{aligned} & -2048 \text { to } \\ & +2047, \text { IRO to } \end{aligned}$ |  |
|  |  |  | -2048 to |  |
|  |  |  | +2047, , IR15 |  |
|  |  |  | $\begin{aligned} & \text { IRO+(++) to } \\ & , \text { IR15+(++) } \end{aligned}$ |  |
|  |  |  | $\begin{aligned} & -(-) \mathrm{IRO} \text { to }, \\ & -(--) \mathrm{IR} 15 \\ & \end{aligned}$ |  |

## Description

$\mathrm{INI}(880)$ performs the operation specified in C for the port specified in P . The possible combinations of operations and ports are shown in the following table.

| P: Port specifier | C: Control data |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0000 hex: Start <br> comparison | 0001 hex: Stop <br> comparison | 0002 hex: <br> Change PV | 0003 hex: Stop <br> pulse output | 0004 hex: Change <br> circular value |
| \#0001 or \#0002: <br> High-speed counter input | OK | OK | OK | Not allowed. | OK |
| \#0003 or \#0004: <br> Pulse output | OK | OK | OK | OK | OK |
| \#0003 <br> Sampling counter | Not allowed. | OK | OK | Not allowed. | OK |

$\square$ Starting Comparison ( $C=0000$ hex)
If C is 0000 hex, $\mathrm{INI}(880)$ starts comparison of a high-speed counter's PV or pulse output counter's PV to the comparison table registered with CTBL(882).

Note If $\mathrm{INI}(880)$ is executed without registering a table, the Error Flag will turn ON and $\mathrm{INI}(880)$ will not be executed.

- Stopping Comparison ( $\mathrm{C}=0001$ hex)

If C is 0001 hex, $\mathrm{INI}(880)$ stops comparison of a high-speed counter's PV or pulse output counter's PV to the comparison table registered with CTBL(882).
■ Changing a PV ( $C=0002$ hex)
High-speed Counter Input ( $\mathrm{P}=$ \#0001, \#0002, or \#0003)
P = \#0001 or \#0002: Change high-speed counter PV
P = \#0003 (FQM1-MMA22): Change sampling counter PV

| High-speed counter's counting mode |  | Control function | PV setting range |
| :---: | :---: | :---: | :---: |
| Linear mode | Differential inputs, increment/decrement pulses, or pulse + direction inputs | Changes high-speed counter PV. The new value is specified in NV and NV+1. | $\begin{aligned} & \hline 80000000 \text { to } \\ & \text { 7FFF FFFF hex } \\ & (-2,147,483,648 \text { to } \\ & 2,147,483,647) \end{aligned}$ |
| Circu coun | ode or sampling peration | Note: An error will occur if the specified port is not set for high-speed counter operation. | 00000000 to circular set value (hex) |

Pulse Output ( $\mathrm{P}=$ \#0003 or \#0004)

| High-speed counter's counting mode | Control function | PV setting range |
| :---: | :---: | :---: |
| Absolute pulse output linear mode | Changes the pulse output PV. The new value is specified in $N V$ and $N V+1$. <br> Note: This instruction can be executed only while the pulse output is stopped. An error will occur if it is executed while pulses are being output. | $\begin{aligned} & \hline 80000000 \text { to } 7 \text { FFF FFFF } \\ & \text { hex } \\ & (-2,147,483,648 \text { to } \\ & 2,147,483,647) \\ & \hline \end{aligned}$ |
| Absolute pulse output circular mode |  | 00000000 to circular set value (hex) |

Stopping the Pulse Output ( $\mathrm{P}=\mathrm{\#} 0003$ or \#0004, $\mathrm{C}=\# 0003$ )
This function immediately stops the pulse output from the specified port. If this instruction is executed when pulse output is already stopped, then the pulse amount setting will be cleared. When pulse output is stopped, the Pulse Output Direction Flags (A874.08 and A875.08) will be turned OFF.

- Changing the Counter Circular Value ( $C=\# 0004$ )

High-speed Counter Input ( $\mathrm{P}=$ \#0001, \#0002, or \#0003)
P = \#0001 or \#0002: Change high-speed counter PV
P = \#0003 (FQM1-MMA22): Change sampling counter PV

| High-speed counter's <br> counting mode | Control function | PV setting range |
| :--- | :--- | :--- |
| Circular mode | Changes the high-speed counter's <br> circular value. The new value is <br> specified in NV and NV+1. | 0000 0000 to <br> FFFF FFFF hex <br> (0 to 4,294,967,295) |
|  | Sampling counter opera- <br> tion | Note: An error will occur if the <br> specified port is not set for high- <br> speed counter operation. | | 0000 0000 to |
| :--- |
| FFFF FFFF hex |
| (0 to 4,294,967,295) |

Pulse Output ( $\mathrm{P}=$ \#0003 or \#0004)

| Control function | PV setting range |
| :--- | :--- |
| Changes the pulse output counter's circular | 0000 0000 to FFFF FFFF hex |
| value. The new value is specified in NV and |  |
| NV +1. | (0 to 4,294,967,295) |

## Maximum Circular Value in System Setup

$\mathrm{INI}(880)$ does not change the maximum circular value setting in the System Setup. This instruction changes the counter's register directly, so the counter's circular value is initialized to the System Setup circular value when the power is turned ON. The high-speed counter or pulse output counter circular value can be changed while the counter is counting, so check the status of the counter before changing the circular value. If the circular value is set below the PV, the new circular value won't be effective until the counter has counted all the way to FFFF FFFF and started counting again from 0.

Execution Conditions for each Function

1. Starting Comparison between the Target Value Comparison Table and the High-speed Counter PV
To start the comparison, execute $\mathrm{INI}(880)$ with P set to \#0001 or \#0002, C set to \#0000, and NV set to 0000 . Since the comparison operation will continue after $\mathrm{INI}(880)$ is executed one time with $\mathrm{C}=\# 0000$, start the comparison with either the up-differentiated version of the instruction (@ prefix) or an execution condition that is ON for just one cycle.
2. Stopping Comparison between the Target Value Comparison Table and the High-speed Counter PV

To stop the comparison, execute $\operatorname{INI}(880)$ with P set to \#0001 or \#0002, C set to \#0001, and NV set to 0000.
3. Starting Comparison between the Target Value Comparison Table and the Pulse Output PV
To start the comparison, execute $\mathrm{INI}(880)$ with P set to \#0003 or \#0004, C set to \#0000, and NV set to 0000 . Since the comparison operation will continue after $\mathrm{INI}(880)$ is executed one time with $\mathrm{C}=\# 0000$, start the comparison with either the up-differentiated version of the instruction (@ prefix) or an execution condition that is ON for just one cycle.
Note If a target value comparison is executed for the pulse output PV under certain conditions, pulse outputs will stop at completion of the comparison with no mismatch even if the specified pulse width or target position has not been reached. Do not use the target value comparison for pulse output PV under the following conditions:
(1) When the pulse output operation mode is either 1 shot or Electronic cam control.
(2) When the pulse output operation mode is either Relative pulse or Absolute pulse for independent-mode positioning.
4. Stopping Comparison between the Target Value Comparison Table and the Pulse Output PV
To stop the comparison, execute $\mathrm{INI}(880)$ with P set to \#0003 or \#0004, C set to \#0001, and NV set to 0000.
5. Changing the High-speed Counter PV

To change the high-speed counter's PV, execute $\operatorname{INI}(880)$ with $P$ set to \#0001 or \#0002, C set to \#0002, and the new PV set in NV and NV+1. If the counter is operating in circular mode, the PV must not be higher than the maximum circular counter value. If the specified PV is higher than the maximum circular counter value, an error will occur and the PV will not be changed.
6. Changing the Pulse Output PV

To change the pulse output PV , execute $\mathrm{INI}(880)$ with P set to \#0003 or \#0004, C set to \#0002, and the new PV set in NV and NV+1.
Note a) INI(880) can be executed to change the pulse output PV when the pulse output mode is set to relative pulse output, one-shot pulse output, or pulse counter time measurement. However, these pulse output modes initialize the operation counter to 0 before starting operation, so changing the pulse output PV has no real effect.
b) In circular mode, the pulse output PV cannot be changed to a value higher than the maximum circular counter value.
7. Stopping the Pulse Output

To stop the pulse output, execute $\mathrm{INI}(880)$ with P set to \#0003 or \#0004, C set to \#0003, and NV set to 0000.
Note Set the System Setup's pulse output mode to relative pulse output, absolute pulse output (linear mode), or absolute pulse output (circular mode). An error will occur and $\mathrm{INI}(880)$ won't be executed if the pulse output mode is set to one-shot mode or pulse counter time measurement mode.
8. Changing the High-speed Counter Circular Value

To change the high-speed counter's circular value, execute $\mathrm{INI}(880)$ with $P$ set to \#0001 or \#0002, C set to \#0004, and the new circular value set in NV and $\mathrm{NV}+1$.

Note a) This function does not change the maximum circular value setting in the System Setup; it changes the counter's register directly.
b) The circular value can be changed while the counter is counting. Check the status of the counter before changing the circular value.
9. Changing the Pulse Output Counter Circular Value

To change the pulse output counter's circular value, execute $\operatorname{INI}(880)$ with $P$ set to \#0003 or \#0004, C set to \#0004, and the new circular value set in NV and $\mathrm{NV}+1$.
Note a) This function does not change the maximum circular value setting in the System Setup; it changes the counter's register directly.
b) The circular value can be changed while the counter is counting. Check the status of the counter before changing the circular value.
10. Stopping (Interrupting) Sampling by the Sampling Counter

To stop sampling, execute $\mathrm{INI}(880)$ with P set to \#0003, C set to \#0001, and NV set to 0000 .
11. Changing the Sampling Counter PV

To change the sampling counter's PV , execute $\mathrm{INI}(880)$ with P set to \#0003, C set to \#0002, and the new PV set in NV and NV +1 . The PV can not be higher than the maximum circular counter value.
This function can be used to clear or adjust the sampling counter.
12. Changing the Sampling Counter Circular Value

To change the sampling counter's circular value, execute $\mathrm{INI}(880)$ with $P$ set to \#0003, C set to \#0004, and the new circular value set in NV and $\mathrm{NV}+1$.
This function can be used to set the sampling period as a circular value.

## Flags

## Example

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if P is set to a value other than \#0001, \#0002, \#0003, <br> or \#OOO4. (With the FQM1-MMA22, \#0004 is not allowed <br> either.) <br> ON if the PV in NV and NV+1 exceeds the maximum cir- <br> cular counter value during relative pulse output circular <br> mode or high-speed counter circular mode operation. <br> ON if a new PV is specified for a port that is currently out- <br> putting pulses. <br> ON if INI(880) is executed to stop pulses while the System <br> Setup is set for one-shot pulse output. <br> ON if an instruction controlling pulse I/O or a high-speed <br> counter is being executed in the main program, an inter- <br> rupt occurs, and INI(880) is executed in the interrupt task. <br> OFF in all other cases. |

When CIO 0000.00 goes from OFF to ON in the following example, SPED(885) starts outputting pulses from pulse output 0 in Continuous Mode at 500 Hz . When CIO 0000.01 goes from OFF to $\mathrm{ON}, \mathrm{INI}(880)$ stops the pulse output.


## 3-20-2 HIGH-SPEED COUNTER PV READ: PRV(881)

## Purpose

## Ladder Symbol

P: Port specifier
C: Control data
D: First destination word

## Variations

| Variations | Executed Each Cycle for ON Condition | PRV(881) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ PRV(881) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Use PRV(881) to read the high-speed counter PV, high-speed counter latch value, high-speed counter rate-of-change (counter movements) or frequency, pulse output PV, pulse counter PV (time measurement), or elapsed time of one-shot pulse output.


P: Port Specifier

P specifies the port to which the operation applies.

| $\mathbf{P}$ | Port |
| :--- | :--- |
| $\# 1$ | High-speed counter 1 |
| \#2 | High-speed counter 2 |
| \#3 | Pulse output 1 or Analog input (FQM1-MMA22 only) |
| $\# 4$ | Pulse output 2 |

## C: Control Data

The function of $\mathrm{INI}(880)$ is determined by the control data, C.

| C | Function |
| :--- | :--- |
| $\# 0$ | Reads one of the following values: |
|  | - High-speed counter PV |
|  | - Pulse output PV |
|  | - Pulse output counter PV (time measurement) |
|  | Analog input value |


| C | Function |
| :--- | :--- |
| $\# 1$ | Reads the high-speed counter rate-of-change or measured <br> frequency. |
| $\# 2$ | Reads the high-speed counter latch value. |

## D: First Destination Word

The PV is output to D or to D and $\mathrm{D}+1$.


Pulse output PV, high-speed counter input PV, high-speed counter latch value, high-speed counter rate-of change, or input frequency (high-speed counter input 0 only)

-One-word values: Analog input value

Operand Specifications

| Area | P | C | D |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | CIO 0000 to CIO 6142 |
| Work Area | --- | --- | W000 to W254 |
| Auxiliary Bit Area | --- | --- | A448 to A958 |
| Timer Area | --- | --- | T0000 to T0254 |
| Counter Area | --- | --- | C0000 to C0254 |
| DM Area | --- | --- | D00000 to D32766 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |  |
| Constants | See operand <br> description. | See operand <br> description. | --- |
| Data Resisters | --- | --- | --- |
| Index Registers | --- | --- | --- |
| Indirect addressing <br> using Index Registers | --- | ,-- | IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~$ <br> $-2048 ~ t o ~+2047, ~ I R 15 ~$ |
| DR0 to DR15, IR0 to |  |  |  |
| DR0 to DR15, IR15 |  |  |  |
| IR0+(++) to ,IR15+(++) |  |  |  |
| ,-(--)IR0 to , -(--)IR15 |  |  |  |

## Description

The function performed by $\operatorname{PRV}(881)$ depends on the setting of operand C (the control data word).

■ Reading a PV (C = \#0000)

| Port and mode |  | Operation | Setting range |
| :---: | :---: | :---: | :---: |
| Absolute pulse output | Linear Mode | Reads the pulse output PV and stores it in D and D+1. | 80000000 to 7FFF FFFF hex <br> (-2,147,483,648 to <br> 2,147,483,647) |
|  | Circular Mode |  | 00000000 to FFFF FFFF hex (0 to 4,294,967,295) |
| Relative pulse output |  |  |  |
| High-speed counter input | Linear Mode | Reads the high-speed counter PV and stores it in $D$ and $D+1$. | 80000000 to 7FFF FFFF hex (-2,147,483,648 to 2,147,483,647) |
|  | Circular Mode |  | 00000000 to FFFF FFFF hex (0 to 4,294,967,295) |

■ Reading High-speed Counter Rate-of-change or Frequency ( $C=\# 0001$ )
Reads the high-speed counter's rate-of-change (counter movements) or measured frequency value and stores it in D and $\mathrm{D}+1$.

D: Rightmost 4 digits (hexadecimal or BCD)
$\mathrm{D}+1$ : Leftmost 4 digits (hexadecimal or BCD)
The possible range of the high-speed counter's rate-of-change (counter movements) or measured frequency value is 00000000 to FFFF FFFF hex.

Note When reading the high-speed counter rate-of-change (counter movements) with the sampling time set to the cycle time, use an instruction such as MOV(021) to read the value directly from A854 and A855 (counter 1) or A856 and A857 (counter 2). If PRV(881) is used to read the rate-of-change value, a value of 0 will be output.

## ■ Reading the Analog Input Value ( $\mathrm{C}=$ \#0001, FQM1-MMA22 Only)

Reads the most recent analog input value and stores it in D .
The Motion Control Module converts the analog input data when PRV(881) is executed, so the most recent value is stored. The analog input method must be set to Immediate refresh in the System Setup in order to read the analog input value with PRV(881).

## ■ Reading High-speed Counter Latch Value ( $C=\# 0002$ )

Reads the high-speed counter's PV and stores it in D and D+1 as an 8-digit hexadecimal value.

D: Rightmost 4 digits (hexadecimal)
D+1: Leftmost 4 digits (hexadecimal)
Range in linear mode: 80000000 to 7FFF FFFF hex. Range in circular mode: 00000000 to FFFF FFFF hex

## Execution Conditions

Reading the High-speed counter PV, High-speed Counter Latch Value, Pulse Output PV, Pulse Counter PV (Time measurement), Elapsed Time of the Oneshot Pulse Output, or Analog Input Value
To read the desired value, execute $\operatorname{PRV}(881)$ with P set to \#0001, \#0002, \#0003, or \#0004, C set to \#0000, and D set to the first word address where the value will be stored.

Note 1. The high-speed counter PVs read with $\operatorname{PRV}(881)$ are the same as the values stored in A850 and A851 (port 1 PV) and A852 and A853 (port 2 PV), but those Auxiliary Area words are refreshed just once each cycle whereas the value read with $\operatorname{PRV}(881)$ always provides the most recent data.
2. The pulse output PVs and pulse output counter PV (time measurement PVs) read with $\operatorname{PRV}(881)$ are the same as the values stored in A870 and A871 (port 1 PV) and A872 and A873 (port 2 PV), but those Auxiliary Area words are refreshed just once each cycle whereas the value read with $\operatorname{PRV}(881)$ always provides the most recent data.

Flags

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the combination of $P$ and C is not allowed. (For <br> example, ON if $P=\# 0003$ and $\mathrm{C}=\# 0001)$. <br> ON if $P$ is set to a value other than \#0001, \#0002, \#0003, <br> or \#0004. <br> ON if C is set to a value other than \#0000 or \#0001. <br> ON if an instruction controlling pulse I/O or a high-speed <br> counter is being executed in the main program, an inter- <br> rupt occurs, and PRV(881) is executed in the interrupt <br> task. <br> OFF in all other cases. |

## Examples

## - Example 1

When CIO 0000.00 goes from OFF to ON in the following programming example, the latch input is enabled and the high-speed counter PV is latched if the latch input is ON .
When the Count Latched Flag goes from OFF to ON, PRV(881) reads the latched high-speed counter 0 PV and stores it in words CIO 0101 and CIO 0100.


## - Example 2

When CIO 0001.00 goes from OFF to ON in the following programming example, PRV(881) reads the most recent pulse output counter PV and stores it as a hexadecimal value in D00200 and D00201.


## 3-20-3 REGISTER COMPARISON TABLE: CTBL(882)

## Purpose

Use CTBL(882) to register a comparison table and compare the table values with a high-speed counter PV or pulse output counter PV. Either target value or range comparisons are possible. An interrupt task is executed when a specified condition is met.
When performing range comparisons, a bit pattern is output internally when the PV is within a specified range.

## Ladder Symbol



P: Port specifier
M: Mode specifier
TB: First comparison table word

## Variations

| Variations | Executed Each Cycle for ON Condition | CTBL(882) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{CTBL}(882)$ |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## P: Port Specifier

P specifies the port for which pulses are to be counted as shown in the following table.

| $\mathbf{P}$ |  |
| :--- | :--- |
| \#1 | High-speed counter 1 |
| \#2 | High-speed counter 2 |
| \#3 | Pulse output 1 or Sampling counter |
| $\# 4$ | Pulse output 2 |

## M: Mode Specifier

The function of CTBL(882) is determined by the mode specifier, M, as shown in the following table.

| M | CTBL(882) function |
| :--- | :--- |
| \#0 | For a counter or pulse output, this mode registers a target value compari- <br> son table and starts comparison. <br> For a sampling counter, this mode registers a target value comparison <br> table, clears the sampling counter to 0, and starts sampling. |
| \#1 | For a counter or pulse output, this mode starts range comparison. <br> For a sampling counter, this mode starts sampling without clearing the <br> sampling counter to 0. |
| \#2 | Registers a target value comparison table. |

## TB: First Comparison Table Word

TB is the first word of the comparison table. The structure of the comparison table depends on the type of comparison being performed.

## - Target Value Comparison

For target value comparison, the length of the comparison table is determined by the number of target values specified in TB. The table can be between 4 and 145 words long, as shown below.


Note 1. Set 00 for incrementing or F0 for decrementing.
2. Setting range: 01 to 30 hex ( 1 to 48 target values)
3. Set the interrupt task number to FFFF hex to disable comparison.

- Range Comparison

For range comparison, the length of the comparison table is determined by the number of ranges specified in TB. The table can be between 6 and 81 words long, as shown below.


## Operand Specifications

| Area | P | M | TB |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | ClO 0000 to ClO 6140 |
| Work Area | --- | -- | W000 to W252 |
| Auxiliary Bit Area | --- | --- | A448 to A956 |
| Timer Area | --- | -- | T0000 to T0252 |
| Counter Area | --- | -- | C0000 to C0252 |
| DM Area | --- | -- | D00000 to D32764 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |  |
| Constants | See operand <br> description. | See operand <br> description. | --- |
| Data Resisters | ---- | --- | --- |


| Area | P | M | TB |
| :--- | :--- | :--- | :--- |
| Index Registers | --- | --- | --- |
|  | --- |  | , IR0 to ,IR15 |
| Indirect addressing |  |  |  |
| using Index Registers |  | -2048 to +2047, IR0 to |  |
|  |  |  | -2048 to +2047, IR15 |
|  |  |  | DR0 to DR15, IR0 to |
|  |  |  | DR0 to DR15, IR15 |
|  |  | , IR0+(++) to ,IR15+(++) |  |
|  |  |  | ,$-(--)$ IR0 to , -(--)IR15 |

## Description

CTBL(882) registers a comparison table and starts comparison (with a highspeed counter PV or pulse output counter PV) for the port specified in P and the method specified in M . Once a comparison table is registered, it is valid until a different table is registered or until the Motion Control Module is switched to PROGRAM mode.

Each time CTBL(882) is executed, comparison is started under the specified conditions. When using CTBL(882) to start comparison, it is normally sufficient to use the differentiated variation (@CTBL(882)) of the instruction or an execution condition that is turned ON only for one cycle.

Note If the comparison table specifies an interrupt task number that is not in the program, a program error (fatal error) will occur when that interrupt is called.

## ■ Registering a Target Value Comparison Table ( $\mathrm{M}=$ \# 0002 )

If M is set to \#0002, $\mathrm{CTBL}(882)$ registers a comparison table to compare the high-speed counter PV or pulse output counter PV, but does not start comparison. In this case, start comparison separately with $\mathrm{INI}(880)$.

■ Registering a Target Value Comparison Table and Starting Comparison ( $\mathrm{M}=\mathrm{\#} 0000$ )

If M is set to \#0000, $\mathrm{CTBL}(882)$ registers a comparison table to compare the high-speed counter PV or pulse output counter PV, and starts the comparison.

## ■ Stopping Comparison

Use $\mathrm{INI}(880)$ to stop comparison operations started with either CTBL(882) or INI(880).

## - Target Value Comparison Operation

Target value comparison compares the PV with a list of preset target values. Up to 48 target values can be registered in the table and the target values are compared in the order in which they appear in the table. When the PV matches a target value, CTBL(882) performs the following operations and then moves to the next target value in the table.

## Execution of the Interrupt Task (FQM1-MMP22 and FQM1-MMA22)

The first comparison target value is determined by the direction setting (in the leftmost byte of TB) and the high-speed counter's PV, as follows.

- Direction = 00 hex: Incrementing

Compares target values with the PV from the beginning of the table. The first target value in the table that is greater than the PV is used as the first comparison target value.

- Direction = F0 hex: Decrementing

Compares target values with the PV from the beginning of the table. The first target value in the table that is less than the PV is used as the first comparison target value.

If the direction setting is inappropriate (incrementing specified but all target values are less than the PV or decrementing specified but all target values are greater than the PV), the first target value registered in the table will be used as the first comparison target value.


Target Value Comparison Table Structure
(FQM1-MMP22 and FQM1-MMA22)

| Word | Leftmost byte (bits 08 <br> to 15) | Rightmost byte (bits <br> 08 to 15) | Function |
| :--- | :--- | :--- | :--- |
| TB | Direction (See note 1.) | Number of target val- <br> ues (See note 2.) | Table definition |
| TB+1 | Target value (rightmost 4 digits, hexadecimal) | One target value entry |  |
| $\mathrm{TB}+2$ | Target value (leftmost 4 digits, hexadecimal) | (Set the number of <br> entries specified in TB.) |  |
| $\mathrm{TB}+3$ | Interrupt task number (0000 to 0031, hexadeci- <br> mal) |  |  |

Note 1. Set the direction to 00 hex when incrementing or FO hex when decrementing.
2. Set the number of target value entries between 01 and 30 hex ( 1 to 48 ).

Set interrupt task numbers between 0000 and 0031 hex. The same interrupt task number can be used for multiple target value entries.
When interrupt processing is not required, set the interrupt task number to FFFF hex to disable interrupt processing for that target value entry.
The comparison operation can be stopped with $\operatorname{INI}(880)$. Once a comparison table is registered, it is valid until a different table is registered or until the Motion Control Module stops operating.

## - Range Comparison Operation ( $\mathrm{M}=\mathrm{\#} 0001$ )

Range comparison compares the PV with target ranges defined by a lower limit and an upper limit. Up to 16 ranges (lower and upper limit pairs) can be set in the table.
The comparison operation is performed each time CTBL(882) is executed, and all of the entries in the comparison table are evaluated starting from the beginning of the table. The comparison results are output as flags (bits 0 to 15 correspond to ranges 1 to 16) with the corresponding bit ON when the comparison result is true. The flags are output to the Auxiliary Area word allocated to the port (words A862 to A865 for the high-speed counters and A880 to A883 for the pulse outputs).
At the same time, the specified output bit pattern is stored in the allocated word (A863 or A865 for the high-speed counters and A881 or A883 for the pulse outputs). When several comparison conditions are met at the same time, the output patterns are all ORed and the OR result is stored as the result.


High-speed Counter 1: Range comparison result $=$ A862 Output pattern destination $=$ A863
High-speed Counter 2: Range comparison result = A864
Output pattern destination $=$ A865
Pulse Output 1: $\quad$ Range comparison result = A880
Output pattern destination $=$ A881
Pulse Output 2: $\quad$ Range comparison result =A882
Output pattern destination $=$ A883
Range Comparison Table Structure

| Word | Content | Function |
| :---: | :---: | :---: |
| TB | Number of ranges in table (0001 to 0010 hex) | Table definition |
| TB+1 | Lower limit 1 (rightmost 4 digits, hexadecimal) | One range entry <br> (Set the number of range entries specified in TB.) |
| TB+2 | Lower limit 1 (leftmost 4 digits, hexadecimal) |  |
| TB+3 | Upper limit 1 (rightmost 4 digits, hexadecimal) |  |
| TB+4 | Upper limit 1 (leftmost 4 digits, hexadecimal) |  |
| TB+5 | Output pattern |  |

- Overlapping ranges can be specified.
- If the lower and upper limit values are reversed in linear mode, the comparison operation will not function properly, but an error will not occur. In linear mode, always set the upper limit $\geq$ lower limit.


## ■ High-speed Analog Sampling (M = \#0000, FQM1-MMA22 Only)

This function stores the analog input data in the specified DM words of an FQM1-MMA22 Motion Control Module.

The high-speed analog sampling function stores the analog input value in the specified DM Area location (starting at TB+2) each time that the sampling counter PV matches the target value specified in TB and TB+1. Sampling stops automatically when the desired number of analog input samples (specified in TB +3 ) have been stored.
In order to use the high-speed analog sampling function, the input method must be set to Immediate refresh in the System Setup's Analog Input/Output Tab.

## Table Structure

The following table shows the function of the table words

| Word | Content |
| :--- | :--- |
| TB | Target value (rightmost 4 digits, hexadecimal) |
| TB +1 | Target value (leftmost 4 digits, hexadecimal) |
| TB+2 | First DM word for storage of analog input sample <br> (Set a DM Area offset address between 0000 and 7FFF hex.) |
| TB+3 | Number of samples <br> (Specifies the number of samples to store. Set between 0001 and 8000 hex.) |


| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if P is set to a value other than \#0001, \#0002, \#0003, <br> or \#0004. <br> ON if M is set to a value other than \#0000, \#0001, or <br> $\# 0002$. <br> ON if one of the following errors is detected in a target <br> value comparison table. <br> - ON if TB is not 01 to 30 hex. <br> - In circular mode, ON if the content of TB+1 and TB+2 <br> (target value) exceeds the maximum circular counter <br> value. <br> ON if TB+3 (interrupt task number) contains a value <br> other than \#0000 to \#0031 or \#FFFF. <br> ON if all of the interrupt task numbers in the table are <br> set to \#FFFF (disabled). <br> ON if TB is not \#0001 to \#0010 hex in a range comparison <br> table. <br> ON if an instruction controlling a high-speed counter is <br> being executed in the main program, an interrupt occurs, <br> and CTBL(882) is executed in the interrupt task. <br> OFF in all other cases. |

## Precautions

## Execution Conditions for each Function

Do not change the maximum circular counter value when performing a comparison in circular mode.
When using target value comparisons, set target values that allow an interval greater than the "interrupt overhead time + interrupt task processing time" after the interrupt is generated.
Do not perform target value comparisons on the pulse output counter when using one of the following operation modes for pulse outputs. The pulse output will not operate properly if target value comparisons are performed.

- Independent mode (positioning)
- Electronic Cam mode
- One-shot pulse output mode

Counting will start when the count start bit goes ON or the pulse output begins, but interrupt tasks will not be called until the comparison operation is started.
Use $\mathrm{INI}(880)$ to stop the target value comparison.
Once a target value comparison table is registered, it is valid until a different table is registered or until the Motion Control Module stops operating. The cycle time can be reduced by executing the up-differentiated variation of CTBL(882) only when necessary.

1. Registering the Target Value Comparison Table and Starting Comparison To register the target value comparison table and start the comparison, execute CTBL(882) with P set to \#0001, M set to \#0000, and TB set to the address of the first word of the comparison table. Since the comparison operation will continue after CTBL(882) is executed one time, use either the up-differentiated variation of the instruction (@CTBL(882)) or an execution condition that is ON for just one cycle.
2. Starting Range Comparison

To perform range comparison, execute CTBL(882) with P set to \#0001, M set to \#0001, and TB set to the address of the first word of the comparison table. When CTBL(882) is executed with these conditions, the PV is com-
pared just once to the ranges specified in the table. The comparison operation does not continue.
3. Registering the Target Value Comparison Table Only

To just register the target value comparison table, execute CTBL(882) with $P$ set to \#0001, $M$ set to \#0002, and TB set to the address of the first word of the comparison table.
4. Starting High-speed Analog Sampling

To start high-speed analog sampling, execute CTBL(882) with $P$ set to \#0003, M set to \#0000 or \#0001, and TB set to the address of the first word of the comparison settings table. Once CTBL(882) is executed, the comparison operation will continue until the FQM1-MMA22 Motion Control Module has stored the number of samples specified in TB+3. Since CTBL(882) needs to be executed just one time, use either the up-differentiated variation of the instruction (@CTBL(882)) or an execution condition that is ON for just one cycle.
If $M$ is set to \#0000, the sampling counter will be cleared to 0 when sampling starts. If $M$ is set to \#0001, the sampling counter will not be cleared to 0 .

## Example

When CIO 0000.00 goes from OFF to ON in the following programming example, CTBL(882) registers a target value comparison table and starts comparison for high-speed counter 1. The PV of the high-speed counter is counted incrementally and when it reaches 500, it equals target value 1 and interrupt task 1 is executed. When the PV is incremented to 1,000 , it equals target value 2 and interrupt task 2 is executed.


## 3-20-4 SPEED OUTPUT: SPED(885)

## Purpose

SPED(885) is used to set the output pulse frequency for a specific port and start pulse output without acceleration or deceleration. Either independent mode positioning or continuous mode speed control is possible. For independent mode positioning, the number of pulses is set using PULS(886).
SPED(885) can also be executed during pulse output to change the target frequency of the current pulse outputs, creating stepped speed changes. This instruction is supported by the FQM1-MMP22 and FQM1-MMA22 only.

## Ladder Symbol

P: Port specifier
M: Output mode
F: First target frequency/analog output word

## Variations

| Variations | Executed Each Cycle for ON Condition | SPED(885) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{SPED}(885)$ |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## P: Port Specifier

The port specifier specifies the port where the pulses will be output.

| $\mathbf{P}$ |  |
| :--- | :--- |
| \#1 | FQM1-MMP22: Pulse output 1 <br> FQM1-MMA22: Analog output 1 |
| \#2 | FQM1-MMP22: Pulse output 2 <br>  |

## M: Output Mode

The value of M determines the output mode.

| Output | Value of M | Mode |
| :--- | :--- | :--- |
| Pulse output | $\# 0000$ | Continuous, CW |
|  | $\# 0001$ | Continuous, CCW |
|  | $\# 0002$ | Independent, CW |
|  | $\# 0003$ | Independent, CCW |
| Analog output | $\# 0000$ (fixed) | --- |

## F: First Frequency Word or First Analog Output Word

- Pulse Outputs ( $F=$ First Frequency Word)

The allowed frequency setting range is slightly different when $F$ is specified as a constant or word address.

| Setting method | Setting |
| :---: | :---: |
| Constant | Specify the frequency in $1-\mathrm{Hz}$ units. <br> Range: \#0000 0000 to \#000F 4240 (0 to 1 MHz ) |
| Word address | Specify the frequency in $1-\mathrm{Hz}$ units. <br> Range: \#0000 0000 or \#0000 0001 to \#000F 4240 (1 to 1 MHz) <br> F: Rightmost 4 digits <br> $\mathrm{F}+1$ : Leftmost 4 digits |

The target frequency can be set between 1 Hz and 1 MHz , but the frequency that can actually be output depends on the clock frequency. Refer to 7 -6-4 Pulse Output Specifications in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) to verify the allowed output range. An error will occur and the instruction will not be executed if the specified frequency exceeds the allowed output range. If the specified frequency is below the allowed output range, the lower limit frequency will be output.
The output frequencies are obtained by dividing the Motion Control Module's clock pulse with an integer dividing ratio, meaning the actual output frequency can be different from the set frequency. (Refer to Precautions when Using Pulse Outputs in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) for details.)

The output frequency will not be changed unless a minimum of one pulse is output. For example, if 1 Hz is output when $20 \mathrm{MHz}(1 \mathrm{~Hz}$ to 1 MHz$)$ is being used, execution will not be enabled for 1 s while the 1 -pulse output is being completed. The instruction can be executed, but a 1 -pulse output wait time will be required until the frequency is actually changed. For instructions with automatic acceleration/deceleration, such as PLS2(887) or ACC(888), the frequency will be changed automatically according to the acceleration/deceleration rate, but for either the start frequency or the acceleration/deceleration rate, a 1-pulse output wait time will be required. When using low frequencies, therefore, allow for delays in speed changes.

- Analog Outputs (F = First Analog Output Word)

Sets the value that will be output from the analog output port. Specify the value in 4-digit hexadecimal.

- -10 to +10 V Range:

EC78 to 1388 hex ( $-5,000$ to 5,000 decimal) (resolution: 10,000) corresponding to $0 \%$ to $100 \%$ voltage ( -10 to 10 V )
The possible setting range is actually EA84 to 157C ( $-5,500$ to 5,500 decimal) corresponding to $-5 \%$ to $105 \%$ voltage ( -11 to 11 V )

- 0 to $10 \mathrm{~V}, 0$ to 5 V , and 1 to 5 V Ranges: 0000 to OFAO hex ( 0000 to 4,000 decimal) (resolution: 4,000 ) corresponding to $0 \%$ to $100 \%$ of the FS range. (Actually, the setting range is FF38 to 1068 ( -200 to 4,200 decimal) corresponding to $-5 \%$ to $105 \%$ voltage ( -0.5 to $10.5 \mathrm{~V},-0.25$ to 5.25 V , or 0.8 to 5.2 V ).)
Note An error will occur and the ER Flag will be turned ON if the settings are outside of the ranges listed above.


## Operand Specifications

Execution Conditions for Pulse Output Functions (FQM1-MMP22)

| Area | P | M | F |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | --- | W000 to W255 |
| Auxiliary Bit Area | --- | --- | A000 to A959 |
| Timer Area | --- | --- | T0000 to T0255 |
| Counter Area | --- | --- | C0000 to C0255 |
| DM Area | --- | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |  |
| Indirect DM addresses <br> in BCD | --- | --- | *D00000 to *D32767 |
| Constants | See operand <br> description. | See operand <br> description. | See operand description. |
| Data Resisters | --- | --- | --- |
| Index Registers | --- | --- | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047, ~ I R 0 ~ t o ~$ <br> $-2048 ~ t o ~+2047,, I R 15 ~$ <br> DR0 to DR15, IR0 to <br> DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , -(--)IR15 |
| Indirect addressing <br> using Index Registers | --- |  |  |

1. Pulse Output in Independent Mode (Positioning) in the CW Direction: (Outputs just the Number of Pulses specified with PULS(886).)

Execute SPED(885) with P set to \#0001 or \#0002, M set to \#0002, and F set to the target frequency.
2. Pulse Output in Independent Mode (Positioning) in the CCW Direction: (Outputs just the Number of Pulses specified with PULS(886).)
Execute SPED(885) with P set to \#0001 or \#0002, M set to \#0003, and F set to the target frequency.
3. Pulse Output in Continuous Mode (Speed Control) in the CW Direction Execute SPED(885) with P set to \#0001 or \#0002, M set to \#0000, and F set to the target frequency.
4. Pulse Output in Continuous Mode (Speed Control) in the CCW Direction Execute SPED(885) with P set to \#0001 or \#0002, M set to \#0001, and F set to the target frequency.
5. Since SPED(885) starts the pulse output with the parameters specified in operands P, M, and F, it needs to be executed just one time. Use either the up-differentiated variation of the instruction (@SPED(885)) or an execution condition that is ON for just one cycle.
6. Pulse outputs can be output independently and simultaneously from two output ports.
Set the pulse frequency in F in 1-Hz units between 00000000 and 000F 4240 hex ( 0 Hz to 1 MHz ). The pulse frequency can be set to 0 to stop the pulse output.
The pulse output direction can be specified with operand $M$.
7. To generate pulse outputs with $\operatorname{SPED}(885)$, the pulse output operation mode must be set to Relative pulse, Absolute pulse (Linear mode), or $A b$ solute pulse (Circular mode) in advance in the System Setup. Pulses will not be output and an error will occur if the pulse output operation mode is set to Electronic cam control, 1 shot, or Calculation (time measurement).
8. Any of the following methods can be used to stop pulses being output by SPED(885).
a) Execute $\operatorname{SPED}(885)$ again with a target frequency of 0 .
b) In independent mode (positioning), the pulse output will stop when the number of output pulses reaches the SV set with PULS(886).
c) Execute $\mathrm{INI}(880)$ with C set to \#0003.
d) Switch the Motion Control Module to PROGRAM mode.
e) Execute $\operatorname{ACC}(888)$ with $M$ set to \#0008 or \#0009 and the target frequency set to 0 Hz . Pulse output will decelerated to a stop. (If number of output pulses set for PULS(886) in independent mode is reached, an immediate stop will be performed.)

## Function Description

Pulses can be output in independent mode or continuous mode.

- Independent Mode (Positioning)

In independent mode, only a preset number of pulses are output. Set the number of output pulses in advance with PULS(886).

- Continuous Mode (Speed Control)

In continuous mode, pulses are output continuously until stopped by executing SPED(885) again with a target frequency of 0 , executing $\operatorname{INI}(880)$ with $\mathrm{C}=\# 0003$, or switching the Motion Control Module to PROGRAM mode.
In independent mode (positioning), the number of output pulses must be specified in advance with PULS(886). (No pulses will be output if the number
of output pulses is not specified before executing $\operatorname{SPED}(885)$.) If the pulse output has been stopped, it is necessary to set the number of output pulses again with PULS(886).

Note When pulses are being output from pulse output 1 or 2 in independent mode (positioning), the number of pulses that have been output can be monitored in the following Auxiliary Area words:
Pulse output 1: A870 (leftmost 4 digits) and A871 (rightmost 4 digits)
Pulse output 2: A872 (leftmost 4 digits) and A873 (rightmost 4 digits)
Pulses can be output from two ports simultaneously.

- When pulses are already being output by $\operatorname{SPED}(885)$, $\operatorname{SPED}(885)$ can be executed again to change the output frequency. Even though the frequency is changed, pulses are still output in independent mode (positioning), so the number of output pulses does not change.
The frequency cannot be changed if pulses are already being output and SPED(885) is executed again with a pulse output in the opposite direction. Similarly, the frequency cannot be changed if pulses are already being output in independent mode, and $\operatorname{SPED}(885)$ is executed again in continuous mode.
- It may not be possible to change the frequency with SPED(885) if pulses are being output by another instruction (such as a pulse output with PLS2(887).) If SPED(885) is executed to change the frequency when it cannot be changed, an error will occur.
For details on the conditions when the frequency can be changed with SPED(885), refer to 7-6-15 Pulse Output Starting Conditions in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012).
- When independent mode positioning is performed with SPED(885) but the CW/CCW direction is not correct for the present position and target position, pulses will still be output in the specified direction. When Absolute pulse (Linear mode) operation is being used in this case, the target position will never be reached within the 80000000 to 7FFF FFFF range. With the pulse output counter, outputs will continue without producing an overflow or underflow even when the counter exceeds the range above. The target value will be reached after exceeding the range.
- When pulse output is started, the direction of rotation (CW or CCW) will be reflected in the Rotation Direction Flags (A874.08 and A875.08).

| Mode | Description |  | Frequency changes |
| :---: | :---: | :---: | :---: |
| Continuous (Speed control) | Mode \#0 or \#1 (Continuous mode) <br> The frequency is changed from the present frequency to the target frequency in one step and the pulse output continues at the target frequency. The output will continue until stopped with $\mathrm{INI}(880)$ or by executing SPED (885) with a target frequency of 0 . | Pulse output continues until execution of INI (880) with C = \#3, SPED(885) with a target frequency of 0 , or $\operatorname{ACC}(888)$ with a target frequency of 0 . |  |
| Independent (Positioning) | Mode \#2 or \#3 <br> (Independent mode) <br> The frequency is changed to the target frequency in one step and the pulse output continues until the number of pulses specified with PULS(886) have been output. <br> (With independent mode, the number of pulses must be set in advance with PULS(886) and the output operates according to that setting.) |  | Specified number of pulses (Specified with PULS(886).) |

## Execution Conditions for Analog Output Functions (FQM1-MMA22)

1. Generating an Analog Output

Execute SPED(885) with P set to \#0001 or \#0002, M set to \#0000, and F set to the desired analog output value.
2. When $\operatorname{SPED}(885)$ is executed, the analog output is generated according to the values specified by P, M, and F.
3. Analog outputs can be output independently and simultaneously from two output ports.
4. Analog outputs are not distinguished as continuous or independent outputs. The analog output generated by SPED(885) will maintain its output value until one of the following events occurs:
a) $\operatorname{SPED}(885)$ or $\operatorname{ACC}(888)$ is executed with a different target value.
b) The Output stop function is set to a setting other than Hold and the Motion Control Module is switched to PROGRAM mode or the Analog Output Conversion Enable Bit (A814.00 or A815.00) is reset to 0 .
5. The present analog output value will be changed if SPED(885) is executed again while an analog output value is being output or the analog output target value has been reached after execution of ACC(888).
6. The present analog output value will not be changed and an error will occur if SPED(885) is executed by interrupting an existing SPED(885) analog output or ACC(888) has been executed to generate an analog output but the target value has not been reached.
7. In order to generate analog outputs with SPED(885) or ACC(888), the output method must be set to Immediate refresh in the System Setup's Analog Input/Output Tab. If the output method is set to End refresh, an error will occur and an analog output will not be generated by SPED(885) or ACC(888).

## Flags

| Name | Label | Operation |
| :---: | :---: | :---: |
| Error Flag | ER | ON if P is set to a value other than \#0001 or \#0002. <br> For the FQM1-MMP22, ON if $F$ is not set between \#0 and \#F4240. <br> For the FQM1-MMA22, ON if F is not in range. <br> - -10 to +10 V Range: <br> ON if $F$ is not between EA84 and 157C. <br> - 0 to 10 V , 0 to 5 V , and 1 to 5 V Ranges: <br> ON if F is not between FF38 and 1068. <br> For the FQM1-MMP22, ON if the specified frequency is not supported at the selected Motion Control Module clock frequency. <br> For the FQM1-MMP22, ON if SPED(885) is executed when the present pulse output cannot be changed. (For example, the pulse output cannot be changed when pulses are being output by PLS2(887) and the target value has not been reached.) <br> ON if an instruction controlling pulse or analog I/O is being executed in the main program, an interrupt occurs, and SPED(885) is executed in the interrupt task. <br> OFF in all other cases. |

## Example

When CIO 0000.00 goes from OFF to ON, PULS(886) sets the number of output pulses for pulse output 1 to a relative value of 5,000 pulses. $\operatorname{SPED}(885)$ is executed next to start pulse output using the CW/CCW method in the clockwise direction in independent mode at a target frequency of 500 Hz .


## 3-20-5 SET PULSES: PULS(886)

PULS(886) sets the number of output pulses for independent mode pulse outputs that are started later in the program. PULS(886) can also be used to set the number of output pulses and frequency for electronic cam control.

- Independent Mode

PULS(886) sets the number of output pulses to be output in an independent mode (positioning) operation. The specified number of output pulses will be output when $\operatorname{SPED}(885)$ or $\operatorname{ACC}(888)$ is executed in independent mode.

- Electronic Cam Control

PULS(886) sets the number of output pulses and frequency, and outputs pulses. The following functions have been added to CPU Units with unit version 3.2 or later.

- In ring mode, the pulse output can be set to pass through 0 . For example, if the ring value is 359 , the cam can be moved from 350 past 0 to 10 using a CW pulse output.
- The pulse output frequency can be calculated automatically in both ring mode and linear mode.


## Ladder Symbol



P: Port specifier
T: Pulse type
$\mathbf{N}$ : First number of pulses word

## Variations

| Variations | Executed Each Cycle for ON Condition | PULS(886) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ PULS(886) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

P: Port Specifier

| P | Port |
| :--- | :--- |
| $\# 1$ | Pulse output 1 |
| $\# 2$ | Pulse output 2 |

## T: Pulse Type

T specifies the type of pulses that are output as follows:

| T | Pulse type | Notes |
| :--- | :--- | :---: |
| $\# 0$ | Relative pulse output | See note 1. |
| $\# 1$ | Absolute pulse output | See note 2. |
| $\# 2$ | Pulse output with absolute position specified | See note 3. |
| $\# 3$ | Pulse output with absolute position specified (A <br> point past zero can be specified.) | See note 4. |
| $\# 4$ | Pulse output with relative position specified (A <br> point past zero can be specified and the pulse <br> output frequency can be calculated automati- <br> cally.) | See note 4. |

Note 1. To specify a relative pulse output, the pulse output operation mode must be set to Relative pulse in the System Setup.
2. To specify an absolute pulse output, the pulse output operation mode must be set to Absolute pulse (Linear mode) or Absolute pulse (Circular mode) in the System Setup.
3. To perform electronic cam control, the pulse output operation mode must be set to Electronic cam control in the System Setup.
4. Settings \#3 and \#4 can be used only in CPU Units with unit version 3.2 or later. A point past the zero point can be specified only when using ring mode, so settings \#2 and \#3 are identical when using linear mode.

## N: First Number of Pulses Word

For a relative pulse output, specify the number of output pulses. For an absolute pulse output, specify the target position.
The number of pulses actually output depends on the pulse type, as shown below.

- Relative pulses: Actual number of pulses = Number of output pulses SV
- Absolute pulses:

Actual number of pulses = Number of output pulses SV - PV

| Words | Function | Setting range | Conditions |
| :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \mathrm{N}+1, \\ \mathrm{~N} \end{array},$ | Number of output pulses or specified position (8-digit hexadecimal) | 00000000 to FFFF FFFF | Specifies the number of output pulses when relative pulse output is selected. |
|  |  | 80000000 to 7FFF FFFF | Specifies the target position when absolute (linear mode) pulse output is selected. |
|  |  | 00000000 to Maximum circular counter value | Specifies the target position when absolute (circular mode) pulse output is selected. |
|  |  | 80000000 to 7FFF FFFF | Specifies the target position for a pulse output (linear mode) with absolute position specified. |
|  |  | 00000000 to 7FFF FFFF | Specifies the target position for a pulse output (ring mode) with absolute position specified, $\mathrm{D}=\# 2$. |
|  |  | 80000000 to 7FFF FFFF (Set a ring value up to 3FFF FFFF.) | When specifying the target position for a pulse output in ring mode with an absolute position specified ( $\mathrm{D}=$ \#3 or \#4), the allowed setting range is the ((ring value +1 ) + target position) or (target position - (ring value +1 )). |
| $\begin{aligned} & \mathrm{N}+3, \\ & \mathrm{~N}+2 \end{aligned}$ | Pulse output frequency (8-digit hexadecimal), only when T = \#2 or \#3 | 00000001 to | 000F 4240 hex (1 Hz to 1 MHz ) |
| N+2 | Pulse output command cycle (4-digit hex), only when $\mathrm{D}=$ \#4. | 0001 to 01F4 (Set word N+ | $\begin{aligned} & \text { hex (0.1 to } 50.0 \mathrm{~ms}) \\ & 3 \text { to } 0000 \text { hex.) } \end{aligned}$ |

The output frequency can be set between 1 Hz and 1 MHz , but the frequency that can actually be output depends on the clock frequency. Refer to 7-6-4 Pulse Output Specifications in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) to verify the allowed output range. An error will occur and the instruction will not be executed if the specified frequency exceeds the allowed output range. If the specified frequency is below the allowed output range (except 0000 0000), the lower limit frequency will be output. If the output frequency is set to 00000000 , the instruction will be treated as $\operatorname{NOP}(000)$ and the output status will be maintained.
The output frequency will not be changed unless a minimum of one pulse is output. For example, if 1 Hz is output when $20 \mathrm{MHz}(1 \mathrm{~Hz}$ to 1 MHz$)$ is being used, execution will not be enabled for 1 s while the 1 -pulse output is being completed. The instruction can be executed, but a 1-pulse output wait time will be required until the frequency is actually changed. For instructions with automatic acceleration/deceleration, such as PLS2(887) or ACC(888), the frequency will be changed automatically according to the acceleration/

## Operand Specifications

## Description

## Execution Conditions

deceleration rate, but for either the start frequency or the acceleration/deceleration rate, a 1-pulse output wait time will be required. When using low frequencies, therefore, allow for delays in speed changes.

| Area | P | T | N |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | CIO 0000 to CIO 6142 |
| Work Area | --- | --- | W000 to W254 |
| Auxiliary Bit Area | --- | --- | A448 to A958 |
| Timer Area | --- | --- | T0000 to T0254 |
| Counter Area | --- | --- | C0000 to C0254 |
| DM Area | --- | D00000 to D32766 |  |
| $\begin{array}{l}\text { Indirect DM addresses } \\ \text { in binary }\end{array}$ | --- | @ D00000 to @ D32767 |  |
| $\begin{array}{l}\text { Indirect DM addresses } \\ \text { in BCD }\end{array}$ | --- | *D00000 to *D32767 |  |
| Constants | --- | --- | See operand |
| description. |  |  |  | \(\left.\begin{array}{l}See operand <br>


description.\end{array}\right]\)| See operand description. |
| :--- |
| Data Resisters |
| Index Registers |
| Indirect addressing <br> using Index Registers |
| -------- |

PULS(886) sets the pulse type and number of pulses specified in $T$ and $N$ for the port specified in P. Actual output of the pulses is started later in the program using SPED(885) or ACC(888) in independent mode.
An error will occur if PULS(886) is executed while pulses are being output, so the number of output pulses cannot be changed. Execute this instruction with either the up-differentiated variation of the instruction (@PULS(886)) or an execution condition that is ON for just one cycle.
Once the number of pulses is determined by executing PULS(886), the calculated number of pulses will not be changed even if $\mathrm{INI}(880)$ is executed to change the pulse output PV.
It is also possible to specify values to move outside of the number of output pulses PV range ( $-2,147,483,648$ to $+2,147,483,647$ ).
When pulse output is started in Electronic Cam Mode, the direction of rotation (CW or CCW) will be reflected in the Rotation Direction Flags (A874.08 and A875.08).

1. Setting the Number of Output Pulses for Relative Pulse Output

To set the number of output pulses for a relative pulse output, execute PULS(886) with P set to \#1 or \#2, T set to \#0, and the number of output pulses set in N and $\mathrm{N}+1$.
2. Setting the Target Position for Absolute Pulse Output

To set the target position for an absolute pulse output, execute PULS(886) with P set to \#1 or \#2, T set to \#1, and the target position set in N and $\mathrm{N}+1$.
3. Setting the Target Position for Electronic Cam Control and Starting the Output

To set the target position for electronic cam control and start the pulse output, execute PULS(886) with P set to \#1 or \#2, D set to \#2 to \#4. Set the specified position in the number of pulses word and the pulse output frequency (when D is \#2 or \#3) or the pulse output command cycle (when D is \#4). The pulse output command cycle is the time until the specified pulses will be cut off. Normally, this interval lasts until the next PULS(886) instruction is executed for pulse output with an absolute position specified.
4. When PULS(886) was executed to start electronic cam control and the target position has been reached, the pulse output will stop automatically. The pulse output direction and number of pulses are determined by the following formulae:

| Value | Formula |
| :--- | :--- |
| Direction | PV < Target: CW direction, |
|  | PV > Target: CCW direction |
|  | PV = Target: Maintain status |
| Number of pulses | $\mid P V$ of pulse output - target pulse amount\| |

5. The number of pulses actually output depends on the pulse type, as shown below.
Relative pulses:
Actual number of pulses = Specified number of output pulses
Absolute pulses:
Actual number of pulses $=$ |Present position - target position|
6. If PULS(886) was executed to start a pulse output in electronic cam control mode and the pulses are still being output, PULS(886) can be executed in electronic cam control mode again to change the target position and pulse output frequency.


Note a) When the pulse output direction is reversed by the absolute position specified in electronic cam control, the pulse output will be forcibly stopped after completing one output pulse. The pulse wave will not be interrupted abruptly, but the remaining pulses will not be output. After the output is stopped, pulses will not be output automatically in the opposite direction. The output will start when another pulse output instruction is executed.
If another instruction is executed in the opposite direction of the current movement before the axis is forcibly stopped, the instruction will not be executed. It may take some time to forcibly stop movement when the pulse output frequency is low.

Output is forcibly stopped after outputting one pulse.

b) If a previously executed PULS(886) instruction reaches its target position while another PULS(886) instruction is being executed, the pulse output will be stopped and the later instruction will not be executed. In this case, execute PULS(886) again. The EQ Flag will go OFF in this case.
7. If a PULS(886) instruction is executed during an independent mode (positioning) pulse output, the number of output pulses or target position will not be set again. (The number of output pulses and target position cannot be changed during an independent mode pulse output.) Execute this instruction with either the up-differentiated version of the instruction (@PULS(886)) or an execution condition that is ON for just one cycle.
8. The pulse output operation mode must be set to Electronic cam control in order to perform electronic cam control. If a different operation mode is selected, PULS(886) will not be executed and an error will occur.
9. Any of the following methods can be used to stop pulses being output in electronic cam control mode by PULS(886).
a) Execute $\mathrm{INI}(880)$ with C set to \#0003 (immediate stop).
b) The pulse output will stop when the target position is reached (immediate stop).
c) Switch the Motion Control Module to PROGRAM mode.
10. Pulse outputs can be output independently and simultaneously from two output ports.
11. When the pulse output operation mode is set to Absolute pulse (Linear mode) and the specified target position is the same as the present position, PULS(886) will not be executed and the target position will not be set. The EQ Flag will go OFF in this case.
12. When D is set to \#3 or \#4 for absolute pulse output in ring mode, it is possible to send a command that moves through the 0 point.
To move through 0 in the CW direction, calculate the target position to be set in $\mathrm{N}+1$ and N as shown below.

SV in $\mathrm{N}+1$ and $\mathrm{N}=($ ring value +1$)+$ target position
For example, if the ring value range is 0 to 35,999 and you want to move from 34,000 to 2,000 through 0 , use the following command.


SV in $N+1$ and $N=(35,999+1)+2,000=38,000(9470$ hex $)$

To move through 0 in the CCW direction, calculate the target position to be set in $\mathrm{N}+1$ and N as shown below.

SV in $\mathrm{N}+1$ and $\mathrm{N}=0$ - target position
For example, if the ring value range is 0 to 35,999 and you want to move from 2,000 to 34,000 through 0 , use the following command.


SV in $N+1$ and $N=34,000-36,000=-2,000$ (FFFF F830 hex)
Note Do not set an SV in $\mathrm{N}+1$ and N that would move around the ring more than once. The correct position may not be calculated (including moving from the present position through 0 and back to the present position).
13. If D is set to \#3 or \#4 when using absolute pulse outputs in Ring Mode and a new target position is being specified after starting execution of a movement that passes through 0 , use $\operatorname{PRV}(881)$ to read the present value of the pulse output to see whether 0 has been passed. If the new target position will cause movement to pass through 0 again, refer to item 12, above, to set the value in $\mathrm{N}+1$ and N . If $\mathrm{N}+1$ and N are not set correctly, the pulse output may be in the wrong direction. Or, in this case, set D to \#3 (and not \#4) so that the pulse output frequency is not automatically calculated. The calculated frequency may not always be correct.

## Flags

## Example

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if P is set to a value other than \#1 or \#2. <br> ON if D is set to a value other than \#0 to \#4. <br> ON if the pulse output operation mode is set to 1 shot or <br> Calculation (time measurement) mode in the System <br> Setup. <br> ON if an instruction controlling pulse output is being exe- <br> cuted in the main program, an interrupt occurs, and <br> PULS(886) is executed in the interrupt task. <br> OFF in all other cases. |
| Equal Flag | $=$ | Operation when T is set to \#0 or \#1: <br> - ON when the target position is set with PULS(886). <br> - OFF when the target position could not be set with <br> PULS(886). <br> Operation when T is set to \#2, \#3, \#4: <br> - ON when the pulse output is started by PULS(886). <br> OFF when the pulse output could not be started by <br> PULS(886). |

When CIO 0000.00 goes from OFF to ON in the following programming example, PULS(886) sets the number of output pulses for pulse output 1. A relative value of 5,000 pulses is set. SPED(885) is executed next to start pulse output using the CW/CCW method in the clockwise direction in independent mode at a target frequency of 500 Hz .


## 3-20-6 PULSE OUTPUT: PLS2(887)

## Purpose

PLS2(887) outputs pulses to the specified port based on the specified target position, target frequency, startup frequency, acceleration rate, and deceleration rate. The acceleration rate and deceleration rate can be set separately. Only independent mode positioning is supported.

## Ladder Symbol



P: Port specifier
M: Output mode
S: First word of settings table

## Variations

| Variations | Executed Each Cycle for ON Condition | PLS2(887) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @PLS2(887) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## P: Port Specifier

The port specifier indicates the port.

| P | Port |
| :--- | :--- |
| $\# 1$ | Pulse output 1 |
| $\# 2$ | Pulse output 2 |

## M: Output Mode

| $\mathbf{M}$ | Mode |
| :--- | :--- |
| $\# 0$ | CW direction |
| $\# 1$ | CCW direction |

## S: First Word of Settings Table

| Word | Content |
| :--- | :--- |
| T | Target position (8-digit hexadecimal) |
| Relative pulse output: 0000 0000 to FFFF FFFF |  |
| Absolute pulse output (linear mode): 8000 0000 to 7FFF FFFF |  |


| Word | Content |
| :--- | :--- |
| $\mathrm{T}+6$ | Acceleration rate (4-digit hexadecimal) <br> 0001 to 270F |
| $\mathrm{T}+7$ | Deceleration rate (4-digit hexadecimal) <br> 0001 to 270F |

The acceleration rate and deceleration rate specify the amount that the frequency will be changed each 2 ms or 1 ms . Set the rates in $1-\mathrm{Hz}$ units. The 0001 to 270 F hex setting range corresponds to a 1 Hz to 9.999 kHz range.)
The target frequency specifies the frequency reached after acceleration. Set the frequency in $1-\mathrm{Hz}$ units. (The 00000001 to 000F 4240 hex setting range corresponds to a 1 Hz to 1 MHz range.)
The starting frequency specifies the frequency at which the output starts. Set the frequency in $1-\mathrm{Hz}$ units. (The 00000000 to 000F 4240 hex setting range corresponds to a 0 Hz to 1 MHz range.)
The target frequency can be set between 1 Hz and 1 MHz and the starting frequency can be set between 0 Hz and 1 MHz . But the frequency that can actually be output depends on the clock frequency. Refer to 7-6-4 Pulse Output Specifications in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) to verify the allowed output range. An error will occur and the instruction will not be executed if the specified frequency exceeds the allowed output range. If the specified frequency is below the allowed output range, the lower limit frequency will be output.
The output frequencies are obtained by dividing the Motion Control Module's clock pulse with an integer dividing ratio, meaning the actual output frequency can be different from the set frequency.
Also, the pulse frequencies actually output during acceleration/deceleration are frequencies that can actually be output with the integer dividing ratio. If the acceleration or deceleration rate is low, there may not be an change in the frequency in every 2 ms interval.
Refer to Precautions when Using Pulse Outputs in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) for details.
The output frequency will not be changed unless a minimum of one pulse is output. For example, if 1 Hz is output when $20 \mathrm{MHz}(1 \mathrm{~Hz}$ to 1 MHz ) is being used, execution will not be enabled for 1 s while the 1-pulse output is being completed. The instruction can be executed, but a 1-pulse output wait time will be required until the frequency is actually changed. For instructions with automatic acceleration/deceleration, such as PLS2(887) or ACC(888), the frequency will be changed automatically according to the acceleration/ deceleration rate, but for either the start frequency or the acceleration/deceleration rate, a 1-pulse output wait time will be required. When using low frequencies, therefore, allow for delays in speed changes.

## Operand Specifications

| Area | P | M | S |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | CIO 0000 to CIO 6136 |
| Work Area | --- | --- | W000 to W248 |
| Auxiliary Bit Area | --- | --- | A448 to A952 |
| Timer Area | --- | --- | T0000 to T0248 |
| Counter Area | --- | --- | C0000 to C0248 |
| DM Area | --- | --- | D00000 to D32760 |
| Indirect DM <br> addresses in binary | --- | --- | @00000 to @ D32767 |


| Area | P | M | S |
| :--- | :--- | :--- | :--- |
| Indirect DM <br> addresses in BCD | --- | --- | *D00000 to *D32767 |
| Constants | See operand <br> description. | See operand <br> description. | DR0 to DR15 |
| Data Resisters | --- | --- | --- |
| Index Registers | --- | --- | --- |
| Indirect addressing <br> using Index Regis- <br> ters | --- | IR0 to ,IR15 <br> -2048 to +2047, IR0 to <br> -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 <br> to DR15, IR15 <br> IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(- -)IR15 |  |

## Description

PLS2(887) operation proceeds as described below.

1. PLS2(887) starts a pulse output at the specified starting frequency and accelerates the output each 1 ms or 2 ms by the specified frequency step.
2. When the target frequency is reached, the frequency acceleration stops and the pulse output continues at a constant frequency.
3. When the distance to the target position (calculated number of pulses from the target position) reaches the deceleration point calculated from the deceleration rate and frequency, PLS2(887) decelerates the output each 1 ms or 2 ms by the specified frequency step. PLS2(887) stops the pulse output at the target position.
If the specified number of pulses is too low for the acceleration and deceleration stages, PLS2(887) will not perform trapezoidal acceleration/deceleration. The pulse output will start decelerating before the target frequency is reached or the pulse output may not even accelerate from the starting frequency. In this case, the PLS2(887) Target Frequency Not Reached Flag (A874.02 or A875.02) will turn ON.
The PLS2(887) Target Frequency Not Reached Flag is turned ON during acceleration when the deceleration point is reached and turned OFF when deceleration is completed.

Note PLS2(887) calculates the number of pulses required for deceleration based on the specified target position, starting speed, and deceleration rate. This value is known as the number of deceleration pulses and deceleration starts when the number of remaining pulses reaches the number of deceleration pulses. This point is known as the deceleration point.
If the total number of output pulses is less than number of deceleration pulses, the total number of output pulses will be output resulting in triangular control.
If the total number of output pulses is greater than number of deceleration pulses but less than the number required for acceleration and deceleration, the deceleration point will be reached during acceleration and deceleration will start at that point.

## Operation

When PLS2(887) is executed just once, the pulse output is controlled until it stops with the specified settings, so use either the up-differentiated variation of the instruction (@PLS2(887)) or an execution condition that is ON for just one cycle.
The number of pulses actually output depends on the pulse type, as shown below.

- Relative pulse output: Actual number of pulses = Target position
- Absolute pulse output (linear mode):

Actual number of pulses = |Target position - Present position|

$\mathrm{T} 1 \approx 0.002 \times$ (Target frequency - Starting frequency) $\div$ (Acceleration rate)
T3 $\approx 0.002 \times$ (Target frequency - Starting frequency) $\div$ (Deceleration rate)
T2 $\approx$ (Number of pulses -
((Target frequency + Starting frequency) $\times(\mathrm{T} 1+\mathrm{T} 3) \div 2)) \div$ Target frequency
These equations are approximations. The actual values of T1, T2, and T3 will vary depending on the pulse output operating conditions. (The number of output pulses is output accurately.)
With version 3.3 or higher, if the starting frequency is set to 0 Hz when the pulse output clock is set to 20 MHz (full range), the starting frequency will be the acceleration rate and the stopping frequency will be the smaller of the acceleration rate or the deceleration rate.

Note 1. The stopping frequency is the same as the starting frequency. If the stopping frequency is below the allowed output range (determined by the selected clock frequency), the lower limit frequency will be output.
2. If the number of pulses is lower than the number required for acceleration and deceleration, trapezoidal acceleration/deceleration will not be possible and deceleration will begin before the target frequency is reached. When the starting frequency has been set to 0 , pulses may be output at the lower limit output frequency for the selected clock frequency.
3. When using PLS2(887) for an absolute pulse output (linear mode), check the present position before specifying the CW or CCW direction. Pulses will not be output if the direction setting is incorrect for the relationship between the present position and target position. An error will occur if PLS2(887) is executed with settings that prevent pulse output.
4. PLS2(887) will not be executed and an error will occur if a pulse output is already being output from the specified port.
5. Any of the following methods can be used to stop pulses being output by PLS2(887).
a) Execute $\mathrm{INI}(880)$ with C set to \#0003.
b) The pulse output will stop when the target position is reached.
c) Switch the Motion Control Module to PROGRAM mode.
d) Execute $\operatorname{ACC}(888)$ with M set to \#0008 or \#0009 and the target frequency set to 0 Hz . Pulse output will decelerated to a stop. (If number
of output pulses set for PULS(886) in independent mode is reached, an immediate stop will be performed.)
e) Execute $\mathrm{ACC}(888)$ with M set to \#0008 or \#0009 and the target frequency set to 0 Hz . Pulse output will decelerated to a stop. (If number of output pulses set for PULS(886) in independent mode is reached, an immediate stop will be performed.)

Caution With PLS2(887), the output may continue for some time at the stopping frequency, depending on factors such as the acceleration/deceleration rate and the target speed. (Even when this happens, the correct number of pulses will be output.)


If this problem occurs, correct the system by adjusting the acceleration rate, deceleration rate, target speed, or starting frequency. If the starting frequency is low, it is easy to adjust the system by increasing the starting frequency to 500 Hz or higher.

Note PLS2(887) cannot be used if the pulse output operation mode is set to Absolute pulse (Circular mode) or 1 shot mode in the System Setup.

## Flags

## Example

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if P is set to a value other than \#1 or \#2. <br> ON if M is set to a value other than \#0 or \#1. <br> ON if the pulse output operation mode is set to Absolute <br> pulse (Circular mode) or One-Short pulse output, or Time <br> measurement using pulse counter in the System Setup. <br> ON if the target frequency, acceleration rate, or decelera- <br> tion rate setting is incorrect. (For example, if the target fre- <br> quency is less than the starting frequency.) <br> ON if the CW/CCW direction setting is incorrect for the <br> relationship between the present position and target posi- <br> tion. <br> ON if pulses are already being output from the specified <br> output port. <br> ON if an instruction controlling pulse output is being exe- <br> cuted in the main program, an interrupt occurs, and <br> PLS2(887) is executed in the interrupt task. <br> OFF in all other cases. |

When CIO 0000.00 goes from OFF to ON, PLS2(887) starts a relative pulse output of 100,000 pulses from pulse output 1. The pulse output begins at a starting frequency of 200 Hz and accelerates to a target frequency of 50 kHz at an acceleration rate of $500 \mathrm{~Hz} / 2 \mathrm{~ms}$. When the output reaches the deceler-
ation point, it decelerates back to the starting frequency of 200 Hz at a deceleration rate of $250 \mathrm{~Hz} / 2 \mathrm{~ms}$. The pulse output stops at 200 Hz .


## 3-20-7 ACCELERATION CONTROL: ACC(888)

## Purpose

## Ladder Symbol



P: Port specifier
M: Output mode
S: First word of settings table

## Variations

| Variations | Executed Each Cycle for ON Condition | ACC(888) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ ACC(888) |
|  | Executed Once for Downward Differentiation | Not supported |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## P: Port Specifier

The port specifier specifies the port where the pulses will be output.

| $\mathbf{P}$ | Port |
| :--- | :--- |
| $\# 1$ | FQM1-MMP22: Pulse output 1 <br> FQM1-MMA22: Analog output 1 |
| \#2 | FQM1-MMP22: Pulse output 2 <br> FQM1-MMA22: Analog output 2 |

## M: Output Mode

The value of M determines the pulse output mode in the FQM1-MMP22.

| Module | Value of M | Mode |
| :--- | :--- | :--- |
| FQM1-MMP22 <br> (Pulse output) | $\# 0000$ | CW, acceleration, continuous mode |
|  | $\# 0001$ | CCW, acceleration, continuous mode |
|  | $\# 0002$ | CW, deceleration, continuous mode |
|  | $\# 0003$ | CCW, deceleration, continuous mode |
|  | $\# 0004$ | CW, acceleration, independent mode |
|  | $\# 0005$ | CCW, acceleration, independent mode |
|  | $\# 0006$ | CW, deceleration, independent mode |
|  | $\# 0007$ | CCW, deceleration, independent mode |
|  | \#0008 | Continuous mode speed change |
|  | \#0009 | Independent mode speed change |
| FQM1-MMA22 | $\# 0000$ (fixed) | --- |

## S: First Word of Settings Table

- FQM1-MMP22 Settings

| Word | Content |
| :---: | :---: |
| S | Specifies the acceleration and deceleration rates <br> - 2 ms cycle (speed-change cycle) <br> Set a frequency change of 0001 to 270 F hex ( 1 to $9,999 \mathrm{~Hz}$, in $1-\mathrm{Hz}$ units). The frequency is changed by this amount every 2 ms . <br> - 1 ms cycle (speed-change cycle) <br> Set a frequency change of 0001 to 270 F hex ( 1 to $9,999 \mathrm{~Hz}$, in $1-\mathrm{Hz}$ units). The frequency is changed by this amount every 1 ms . |
| $\begin{aligned} & \mathrm{S}+1, \\ & \mathrm{~S}+2 \end{aligned}$ | Specifies the target frequency in 8-digit hexadecimal. (S+1 contains the rightmost 4 digits and $\mathrm{S}+2$ contains the leftmost 4 digits.) <br> Set a frequency of 00000000 to 000F $4240 \mathrm{hex}(0 \mathrm{~Hz}$ to 1 MHz in $1-\mathrm{Hz}$ units). This is the target frequency after acceleration. |

The target frequency can be set between 0 Hz and 1 MHz , but the frequency that can actually be output depends on the clock frequency. Refer to 7-6-4 Pulse Output Specifications in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) to verify the allowed output range. An error will occur and the instruction will not be executed if the specified frequency exceeds the allowed output range. If the specified frequency is below the allowed output range, the lower limit frequency will be output.
The output frequencies are obtained by dividing the Motion Control Module's clock pulse with an integer dividing ratio, meaning the actual output frequency can be different from the set frequency.
Also, the pulse frequencies actually output during acceleration/deceleration are frequencies that can actually be output with the integer dividing ratio. If the acceleration or deceleration rate is low, there may not be an change in the frequency in every 2 ms interval.
Refer to Precautions when Using Pulse Outputs in the FQM1 Series Flexible Motion Controller Operation Manual (Cat. No. O012) for details.

The output frequency will not be changed unless a minimum of one pulse is output. For example, if 1 Hz is output when $20 \mathrm{MHz}(1 \mathrm{~Hz}$ to 1 MHz ) is being used, execution will not be enabled for 1 s while the 1 -pulse output is being completed. The instruction can be executed, but a 1-pulse output wait time will be required until the frequency is actually changed. For instructions with automatic acceleration/deceleration, such as PLS2(887) or ACC(888), the frequency will be changed automatically according to the acceleration/ deceleration rate, but for either the start frequency or the acceleration/deceleration rate, a 1-pulse output wait time will be required. When using low frequencies, therefore, allow for delays in speed changes.
If the target frequency is set to $0(\mathrm{~Hz})$ and the mode specifier is set to \#0008 or \#0009, the instruction can be executed at any time in the same way as when stopping pulse outputs using $\operatorname{INI}(880)$.

- FQM1-MMA22 Settings

| Word | Content |
| :---: | :---: |
| S | Specifies the analog output's rate-of-change in 4-digit hexadecimal. The analog output value will be changed by this amount every 2 ms . $-10 \text { to } 10 \mathrm{~V}$ <br> 0000 to 2AF8 hex ( 0 to 11,000 decimal) $=0$ to $110 \%$ ( 0 to +22 V ) <br> 0 to $10 \mathrm{~V}, 0$ to 5 V , or 1 to 5 V <br> 0000 to 1130 hex ( 0 to 4,400 decimal) $=$ <br> 0 to $110 \%$ ( 0 to $+11 \mathrm{~V}, 0$ to +5.5 V , or 0 to +4.4 V ) |
| S+1 | Specifies the target analog output value in 4-digit hexadecimal. <br> -10 to 10 V <br> EC78 to 1388 hex ( $-5,000$ to 5,000 decimal) (resolution: 10,000) <br> corresponding to $0 \%$ to $100 \%$ voltage ( -10 to 10 V ) <br> (Actually, the setting range is EA84 to 157C ( $-5,500$ to 5,500 decimal) corresponding to $-5 \%$ to $105 \%$ voltage ( -11 to 11 V ).) <br> 0 to $10 \mathrm{~V}, 0$ to 5 V , or 1 to 5 V : <br> 0000 to 0FAO hex ( 0000 to 4,000 decimal) (resolution: 4,000) corresponding to $0 \%$ to $100 \%$ of the FS range. <br> (Actually, the setting range is FF38 to 1068 ( -200 to 4,200 decimal ) corresponding to $-5 \%$ to $105 \%$ voltage ( -0.5 to $10.5 \mathrm{~V},-0.25$ to 5.25 V , or 0.8 to 5.2 V ).) |

Note An error will occur and the ER Flag will be turned ON if the settings exceed the ranges listed above.

## Operand Specifications

| Area | P | M | S |
| :--- | :--- | :--- | :--- |
| CIO Area | --- | --- | CIO 0000 to CIO 6141 |
| Work Area | --- | --- | W000 to W253 |
| Auxiliary Bit Area | --- | --- | A448 to A957 |
| Timer Area | --- | --- | T0000 to T0253 |
| Counter Area | --- | C0000 to C0253 |  |
| DM Area | --- | D00000 to D32765 |  |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ <br> D32767 |  |
| Indirect DM addresses <br> in BCD | --- | *D00000 to *D32767 |  |
| Constants | See operand <br> description. | See operand <br> description. | --- |
| Data Resisters | --- | --- | --- |


| Area | P | M | S |
| :--- | :--- | :--- | :--- |
| Index Registers | --- | --- | --- |
| Indirect addressing <br> using Index Registers | --- | -- | , IR0 to ,IR15 |
| -2048 to +2047, IR0 to |  |  |  |
| -2048 to +2047, IR15 |  |  |  |
| DR0 to DR15, IR0 to |  |  |  |
| DR0 to DR15, IR15 |  |  |  |
| IR0+(++) to ,IR15+(++) |  |  |  |
|  |  |  | ,-(--)IR0 to,$-(--$ <br> )IR15 |

## Description

## Pulse Output (FQM1-MMP22)

Pulses can be output in independent mode (positioning) or continuous mode (speed control).

| Mode | Description |  | Frequency changes |
| :---: | :---: | :---: | :---: |
| Speed control | Mode \#0000 or \#0001 (Acceleration + Continuous mode) <br> The frequency is increased from the present frequency to the target frequency at the specified acceleration/deceleration rate. The pulse output continues at the target frequency. The output will continue until stopped with $\mathrm{INI}(880)$ or by executing SPED(885) or ACC(888) with a target frequency of 0 . | Pulse frequency <br> Target frequency ( $\mathrm{T}+1, \mathrm{~T}+2$ ) <br> Present frequency | Pulse output will continue until stopped with $\operatorname{INI}(880)$ or by executing SPED(885) or ACC(888) <br> with a target frequency of 0 |
|  | Mode \#0002 or \#0003 (Deceleration + Continuous mode) <br> The frequency is decreased from the present frequency to the target frequency at the specified acceleration/deceleration rate. The pulse output continues at the target frequency. The output will continue until stopped with $\mathrm{INI}(880)$ or by executing SPED(885) or ACC(888) with a target frequency of 0 . | Pulse frequency <br> Present frequency <br> Target frequency ( $\mathrm{T}+1, \mathrm{~T}+2$ ) | Pulse output will continue until stopped with $\mathrm{INI}(880)$ or by executing SPED(885) or ACC(888) with a target frequency of 0 |
|  | Mode \#0008 (Speed changes in Continuous mode) <br> Pulse output is continued while automatically determining the pulse output direction and the need for acceleration or deceleration. <br> If this mode is used when pulses are not being output, the instruction will not be executed and the ER Flag will turn ON. | Pulse frequency <br> Target frequency after change Target frequency and acceleration rate changed again during acceleration Present frequency |  |



- Independent Mode (Positioning) Operation

In independent mode, only a preset number of pulses are output. Set the number of output pulses in advance with PULS(886).
In independent mode (positioning), the number of output pulses must be specified in advance with PULS(886). (No pulses will be output if the number of output pulses is not specified before executing ACC(888).) If the pulse output has been stopped, it is necessary to set the number of output pulses again with PULS(886).
If the number of output pulses set with PULS(886) is less than the number of pulses required for acceleration (Pulses $\approx$ Time to reach target frequency $\times$ (Target frequency - Starting frequency) $\div 2$ ), the pulse output will stop before the target frequency is reached.
Likewise, if the number of output pulses set with PULS(886) is less than the number of pulses required for deceleration (Pulses $\approx$ Time to reach target frequency $\times$ (Target frequency - Starting frequency) $\div 2$ ), the pulse output will stop before the target frequency is reached.
If the target frequency is set to 0 and the number of output pulses set with PULS(886) is greater than the number of pulses required for deceleration (Pulses $\approx$ Time to reach target frequency $\times$ (Target frequency - Starting
frequency) $\div 2$ ), the pulse output will stop before the specified number of pulses have been output.
If a high acceleration/deceleration rate and low number of output pulses are set, the effective operation will have almost no acceleration/deceleration and the system will operate at nearly a steady speed.

- Continuous Mode (Speed Control) Operation

In continuous mode, pulses are output continuously until stopped by executing SPED(885) with a target frequency of 0 , executing or $\operatorname{ACC}(888)$ with M set to \#0008 or \#0009 and a target frequency of 0, executing $\mathrm{INI}(880)$ with $\mathrm{C}=\# 0003$, or switching the Motion Control Module to PROGRAM mode.

- Continuous Mode and Independent Mode Operation The Rotation Direction Flags (A874.08 and A875.08) will reflect the direction of rotation (CW or CCW) during pulse output.


## Analog Output (FQM1-MMA22)

1. To generate an analog output, execute $\mathrm{ACC}(888)$ with $P$ set to \#0001 or \#0002, M set to \#0000, and S set to the first of two words containing the analog output rate-of-change (slope) and target output value. ACC(888) needs to be executed just once, so use either the up-differentiated variation of the instruction (@ACC(888)) or an execution condition that is ON for just one cycle.
2. When $\operatorname{ACC}(888)$ is executed, the analog output is increased every 2 ms by the rate-of-change amount specified in S . When the target analog output value is reached, the value will stop increasing and remain at the target value.
3. Analog outputs can be output independently and simultaneously from two output ports.
4. Analog outputs are not distinguished as continuous or independent outputs. The analog output generated by $\operatorname{ACC}(888)$ will maintain its output value until one of the following events occurs:
a) $\operatorname{SPED}(885)$ or $\mathrm{ACC}(888)$ is executed with a different target value.
b) The Output stop function is set to a setting other than Hold and the Motion Control Module is switched to PROGRAM mode or the Analog Output Conversion Enable Bit (A814.00 or A815.00) is reset to 0.
5. If an analog output is being generated by $\operatorname{SPED}(885)$, that output value can be changed by executing $\mathrm{ACC}(888)$ with a different analog output value.
6. The present analog output value will not be changed and an error will occur if $\mathrm{ACC}(888)$ is executed while another $\mathrm{ACC}(888)$ is generating an accelerating or decelerating analog output (i.e., the earlier ACC(888) analog output has not reached its target value).

## Flags

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON if P is set to a value other than \#0001 or \#0002. <br> For the FQM1-MMP22, ON if M is not set between \#0 and <br> $\# 7$. <br> For the FQM1-MMA22, ON if M is not set to \#0. |
| For the FQM1-MMP22, ON if the specified frequency is |  |  |
| not supported at the selected Motion Control Module |  |  |
| clock frequency. |  |  |
| For the FQM1-MMP22, ON if ACC(888) is executed when |  |  |
| the present pulse output cannot be changed. |  |  |
| (For example, the pulse output cannot be changed when |  |  |
| pulses are already being output by an PLS2(887) instruc- |  |  |
| tion but the target value has not been reached.) |  |  |
| ON if an instruction controlling a pulse output or analog |  |  |
| output is being executed in the main program, an interrupt |  |  |
| occurs, and ACC(888) is executed in the interrupt task. |  |  |
| OFF in all other cases. |  |  |

## Example

When CIO 0000.00 goes from OFF to ON, ACC(888) starts pulse output from pulse output 1 in continuous mode in the clockwise direction using the CW/ CCW method. Pulse output is accelerated at a rate of 20 Hz every 2 ms until the target frequency of 500 Hz is reached. When CIO 0000.01 goes from OFF to ON, ACC(888) changes to an acceleration rate of 10 Hz every 2 ms until the target frequency of $1,000 \mathrm{~Hz}$ is reached.



## 3-21 Step Instructions

This section describes Step Instructions, which are used to set up break points between sections in a large program so that the sections can be executed as units and reset upon completion.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| STEP DEFINE | STEP | 008 | 563 |
| STEP START | SNXT | 009 | 563 |

In the FQM1, STEP(008)/SNXT(009) can be used together to create step programs.

| Instruction | Operation | Diagram |
| :--- | :--- | :--- |
| SNXT(009): STEP START | Controls progression to the <br> next step of the program. | Corresponds <br> STEP(008): STEP DEFINE |
| Indicates the start of a <br> step. Repeats the same <br> step program until the con- <br> ditions for progression to <br> the next step are estab- <br> lished. | Corresponds | Processing |$\quad$| to this |
| :--- |



Note Work bits are used as the control bits for A, B, C and D.

## 3-21-1 STEP DEFINE and STEP START: STEP(008)/SNXT(009)

## Purpose

SNXT(009) is placed immediately before the STEP(008) instruction and controls step execution by turning the specified control bit ON. If there is another step immediately before $\operatorname{SNXT}(009)$, it also turns OFF the control bit of that process.
STEP(008) is placed immediately after the SNXT(009) instruction and before each process. It defines the start of each process and specifies the control bit for it. It is also placed at the end of the step programming area after the last SNXT(009) to indicate the end of the step programming area. When it appears at the end of the step programming area, STEP(008) does not take a control bit.


B: Bit

When defining the beginning of a step, a control bit is specified as follows:.


B: Bit
When defining the end of a step, a control bit is not specified as follows:


## Variations

| Variations | Executed Each Cycle for ON Condition | STEP(008)/ <br> SNXT(009) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| Not allowed | OK | Not allowed | Not allowed |

## Operand Specifications

| Area | B |
| :---: | :---: |
| CIO Area | --- |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | --- |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses in binary | --- |
| Indirect DM addresses in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 , IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 <br> ,IR0+(++) to ,IR15+(++) <br> ,$-(--)$ IR0 to , -(--)IR15 |

## Description

## SNXT(009)

SNXT(009) is used in the following three ways:
1,2,3... 1. To start step programming execution.
2. To proceed to the next step control bit.
3. To end step programming execution.

The step programming area is from the first STEP(008) instruction (which always takes a control bit) to the last STEP(008) instruction (which never takes a control bit).

## Starting Step Execution

SNXT(009) is placed at the beginning of the step programming area to start step execution. It turns ON the control bit specified for B for the next STEP(008) and proceeds to step B (all instructions after STEP(008) B). A updifferentiated execution condition must be used for the $\operatorname{SNXT}(009)$ instruction that starts step programming area execution, or step execution will last for only one cycle. (If SNXT(009) is incorrectly placed at the beginning of the step programming area, it will operate in the same manner as SET (i.e., once it is turned ON, it will maintain its status until it is turned OFF by RESET.) If SNXT(009) is already ON when starting the next cycle, the step programming area will not be executed in the following cycles.)

## Proceeding to the Next Step

When SNXT(009) occurs in the middle of the step programming area, it is used to proceed to the next step. It turns OFF the previous control bit and turns ON the next control bit B, for the next step, thereby starting step B (all instructions after STEP(008) B).

## Ending the Step Programming Area

When SNXT(009) is placed at the very end of the step programming area, it ends step execution and turns OFF the previous control bit. The control bit specified for B is a dummy bit. This bit will however be turned ON , so be sure to select a bit that will not cause problems.

## STEP(008)

STEP(008) functions in following 2 ways, depending on its position and whether or not a control bit has been specified.

1,2,3... 1. Starts a specific step.
2. Ends the step programming area (i.e., step execution).

## Starting a Step

STEP(008) is placed at the beginning of each step with an operand, B, that serves as the control bit for the step.
The control bit B will be turned ON by SNXT(009) and the instruction in the step will be executed from the one immediately following STEP(008). A200.12 (Step Flag) will also turn ON when execution of a step begins.
After the first cycle, step execution will continue until the conditions for changing the step are established, i.e., until the SNXT(009) instruction turns ON the control bit in the next STEP(008).
When SNXT (009) turns ON the control bit for a step, the control bit B of the current instruction will be reset (turned OFF) and the step controlled by bit B will become interlocked.
Handling of outputs and instructions in a step will change according to the ON/OFF status of the control bit B. (The status of the control bit is controlled by SNXT(009)). When control bit B is turned OFF, the instructions in the step are reset and are interlocked. Refer to the following tables.

| Control bit status | Handling |
| :--- | :--- |
| ON | Instructions in the step are executed normally. |
| ON $\rightarrow$ OFF | Bits and instructions in the step are interlocked <br> as shown in the next table. |
| OFF | All instructions in the step are processed as <br> NOPs. |

## Interlock Status (IL)

| Instruction output |  | Status |
| :--- | :--- | :--- |
| Bits specified for OUT, OUT NOT | All OFF |  |
| The following timer instruc- <br> tions: TIM, TIMH(015), and <br> TMHH(540) | PV | Completion Flag |
| Bits or words specified for other instructions (see note) | OFF (reset) <br> (but the instructions are <br> (but <br> not executed) |  |

Note Indicates all other instructions, such as SET, REST, CNT, CNTR(012), SFT(010), and KEEP(011).
The $\operatorname{STEP}(008)$ instruction must be placed at the beginning of each step. $\operatorname{STEP}(008)$ is placed at the beginning of a step area to define the start of the step.

## Ending the Step Programming Area

STEP(008) is placed at the end of the step programming area without an operand to define the end of step programming When the control bit preceding a SNXT(009) instruction is turned OFF, step execute is stopped by SNXT(009).

## Flags:STEP(008)

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON when the specified bit B is not in the WR area. <br> ON when STEP(008) is used in an interrupt program. <br> OFF in all other cases. |

## Flags:SNXT(009)

## Precautions

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON when the specified bit B is not in the WR area. <br> ON when SNXT(009) is used in an interrupt program. <br> OFF in all other cases. |

The control bit, B, must be in the Work Area for STEP(008)/SNXT(009).
A control bit for STEP(008)/SNXT(009) cannot be use anywhere else in the ladder diagram. If the same bit is used twice, a duplication bit error will occur.
If $\operatorname{SBS}(091)$ is used to call a subroutine from within a step, the subroutine outputs and instructions will not be interlocked when the control bit turns OFF.
Control bits within one section of step programming must be sequential and from the same word.
SNXT(009) will be executed only once, i.e., on the rising edge of the execution condition.
Input SNXT(009) at the end of the step programming area and make sure that the control bit is a dummy bit in the Work Area. If a control bit for a step is used in the last SNXT(009) in the step programming area, the corresponding step will be started when $\operatorname{SNXT}(009)$ is executed.
An error will occur and the Error Flag will turn ON if the operand B specified for $\operatorname{SNXT}(009)$ or $\operatorname{STEP}(008)$ is not in the Work Area or if the step program has been placed anywhere but in a cyclic task.
A200.12 (Step Flag) is turned ON for one cycle when STEP(008) is executed. This flag can be used to conduct initialization once the step execution has started.

Placement Conditions for Step Programming Areas (STEP B to STEP) STEP(008) and SNXT(009) cannot be used inside of subroutines, interrupt tasks, or block programs.
Be sure that two steps are not executed during the same cycle.

## Instructions that Cannot be Used Within Step Programs

The instructions that cannot be used within step programs are listed in the following table.

| Function | Mnemonic | Name |
| :--- | :--- | :--- |
| Sequence Control Instruc- <br> tions | END(001) | END |
|  | IL(002) | INTERLOCK |
|  | ILC(003) | INTERLOCK CLEAR |
|  | JMP(004) | JUMP |
|  | JME(005) | JUMP END |
| Subroutine Instructions | SBN(092) | SUBROUTINE ENTRY |
|  | RET(093) | SUBROUTINE RETURN |



Related Bits

| Name | Address | Details |
| :---: | :--- | :--- |
| Step Flag | A200.12 | ON for one cycle when a step program is started <br> using STEP(008). Can be used to reset timers <br> and perform other processing when starting a <br> new step. |




## Examples

## Sequential Control




## Branching Control




The above programming is used when steps $A$ and $B$ cannot be executed simultaneously. For simultaneous execution of A and B , delete the execution conditions illustrated below.


Note In the above example, where $\operatorname{SNXT}(009)$ is executed for W000.02, the branching moves onto the next steps even though the same control bit is used twice. This is not picked up as an error in the program check using the CXProgrammer. A duplicate bit error will only occur in a step ladder program only when a control bit in a step instructions is also used in the normal ladder diagram.

## Parallel Control




Application Examples

## Example 1:

Sequential Execution

The following three examples demonstrate the three types of execution control possible with step programming. Example 1 demonstrates sequential execution; Example 2, branching execution; and Example 3, parallel execution.

The following process requires that three processes, loading, part installation, and inspection/discharge, be executed in sequence with each process being reset before continuing on the next process. Various sensors (SW1, SW2, SW3, and SW4) are positioned to signal when processes are to start and end.


The following diagram demonstrates the flow of processing and the switches that are used for execution control.


The program for this process, shown below, utilizes the most basic type of step programming: each step is completed by a unique SNXT(009) that starts the next step. Each step starts when the switch that indicates the previous step has been completed turns ON.


| Address | Instruction | Operands |
| :---: | :---: | :---: |
| 000000 | @LD | 0000.01 |
| 000001 | SNXT(009) | W000.00 |
| 000002 | STEP(008) | W000.00 |
| Process A |  |  |
| 000100 | LD | 0000.02 |
| 000101 | SNXT(009) | W000.01 |
| 000102 | STEP(008) | W000.01 |
| Process B |  |  |
| 000200 | LD | 0000.03 |
| 000201 | SNXT(009) | W000.02 |
| 000202 | STEP(008) | W000.02 |
| Process C |  |  |
| 000300 | LD | 0000.04 |
| 000301 | SNXT(009) | W100.00 |
| 000302 | STEP(008) | --- |

## Example 2: Branching Execution

The following process requires that a product is processed in one of two ways, depending on its weight, before it is printed. The printing process is the same regardless of which of the first processes is used. Various sensors are positioned to signal when processes are to start and end.


The following diagram demonstrates the flow of processing and the switches that are used for execution control. Here, either process $A$ or process $B$ is used depending on the weight of the product.


The program for this process, shown below, starts with two SNXT(009) instructions that start processes A and B. Because of the way CIO 0000.01 (SW A1) and CIO 0000.02 (SW B1) are programmed, only one of these will be executed with an ON execution condition to start either process A or process B. Both of the steps for these processes end with a SNXT(009) that starts the step (process C).


| Address | Instruction | Operands |
| :---: | :---: | :---: |
| 000000 | @LD | 0000.01 |
| 000001 | AND NOT | 0000.02 |
| 000002 | SNXT(009) | W000.00 |
| 000003 | LD NOT | 0000.01 |
| 000004 | @AND | 0000.02 |
| 000005 | SNXT(009) | W000.01 |
| 000006 | STEP(008) | W000.00 |
|  |  |  |
| Process A |  |  |
|  |  |  |
| 000100 | LD | 0000.03 |
| 000101 | SNXT(009) | W000.02 |
| 000102 | STEP(008) | W000.01 |
|  |  | - |
| Process B |  |  |
|  |  |  |
| 000200 | LD | 0000.04 |
| 000201 | SNXT(009) | W000.02 |
| 000202 | STEP(008) | W000.02 |
| $\bigcirc$ |  | - |
| Process C |  |  |
|  |  |  |
| 000300 | LD | 0000.05 |
| 000301 | SNXT(009) | W100.00 |
| 000302 | STEP(008) | --- |

Note In the above programming, W000.02 is used in two SNXT(009) instructions. This will not produce a duplication error during the program check.

Example 3:
Parallel Execution

The following process requires that two parts of a product pass simultaneously through two processes each before they are joined together in a fifth process. Various sensors are positioned to signal when processes are to start and end.


The following diagram demonstrates the flow of processing and the switches that are used for execution control. Here, process $A$ and process $C$ are started together. When process A finishes, process B starts; when process C finishes, process D starts. When both processes $B$ and $D$ have finished, process E starts.


The program for this operation, shown below, starts with two SNXT(009) instructions that start processes A and C. These instructions branch from the same instruction line and are always executed together, starting steps for both $A$ and $C$. When the steps for both $A$ and $C$ have finished, the steps for process $B$ and $D$ begin immediately.
When both process B and process D have finished (i.e., when SW5 and SW6 turn ON), processes B and D are reset together by the SNXT(009) at the end of the programming for process B. Although there is no SNXT(009) at the end of process $D$, the control bit for it is turned OFF by executing $\operatorname{SNXT}(009)$ W000.04. This is because the OUT for bit W000.03 is in the step reset by SNXT(009) W000.04, i.e., W000.03 is turned OFF when SNXT(009) W000.04 is executed. Process B is thus reset directly and process D is reset indirectly before executing the step for process $E$.


## 3-22 I/O Refresh Instruction

This section describes the instruction used to refresh I/O.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :---: |
| I/O REFRESH | IORF | 097 | 580 |

## 3-22-1 I/O REFRESH: IORF(097)

## Purpose

Ladder Symbol

St: Starting word
E: End word

## Variations

| Variations | Executed Each Cycle for ON Condition | IORF(097) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @IORF(097) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Refreshes the specified I/O words.


## St: Starting Word

I/O Bit Area: CIO 2960 and CIO 2961
Basic I/O Unit I/O Bit Area: CIO 0000 to ClO 0019
E: End Word
I/O Bit Area: CIO 2960 and CIO 2961
Basic I/O Unit I/O Bit Area: CIO 0000 to ClO 0019

Note St and E must be in the same memory area.

## Operand Specifications



## Description

IORF(097) refreshes the I/O words between St and E .
The following words can be refreshed: I/O Bit Area (CIO 2960 and CIO 2961) and Basic I/O Unit I/O Bit Area (CIO 0000 to CIO 0019).
Words allocated to Special I/O Units cannot be refreshed with IORF(097).
IORF(097) can be used in interrupt tasks to enable high-speed processing of the specified I/O words.

Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if St is greater than E. <br> ON if St and E are in different memory areas. <br> OFF in all other cases. |

## Examples

The following example shows how to refresh the two words CIO 2960 and CIO 2961 when CIO 0000.00 turns ON.


## 3-23 Serial Communications Instructions

This section describes instructions used for serial communications.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :---: |
| TRANSMIT | TXD | 236 | 582 |
| RECEIVE | RXD | 235 | 587 |
| CHANGE SERIAL PORT SETUP | STUP | 237 | 592 |

## 3-23-1 Serial Communications

The TXD(236) and RXD(235) instructions send and receive data in no-protocol (custom) communications with an external device through a serial port on the Coordinator Module.


| Instructions | Mode | Communications ports |
| :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{TXD}(236) \\ & \text { and } \\ & \mathrm{RXD}(235) \end{aligned}$ | No-protocol (custom) | Serial port in FQM1-CM002 |

## 3-23-2 TRANSMIT: TXD(236)

Purpose

## Ladder Symbol

S: First source word
C: Control word
N : Number of bytes 0000 to 0100 hex (0 to 256)

## Variations

| Variations | Executed Each Cycle for ON Condition | TXD(236) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{TXD}(236)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

The contents of the control word, C , is as shown below.


Port specifier
00 hex: RS-232C
80 hex: RS-422A

## Operand Specifications

| Area | S | C | N |
| :---: | :---: | :---: | :---: |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A000 to A959 |  |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | Specified values only | $\begin{aligned} & \text { \#0000 to \#0100 } \\ & \text { (binary) } \end{aligned}$ |
| Data Resisters | --- | DR0 to DR15 |  |
| Index Registers | --- |  |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |  |

## Description

TXD(236) reads $N$ bytes of data from words beginning with $S$ and outputs the raw data in no-protocol mode from the RS-232C port or RS-422A port. (The output port is specified with bits 8 to 15 of C .)
The start and end codes specified for no-protocol mode are added to the data before the data is output. The start and end codes are specified in the System Setup.
Data can be sent only when the port's Send Ready Flag is ON. The Send Ready Flags are A392.05 and A318.09.

The following diagram shows the order in which data is sent and the contents of the send frame for various start and end code settings.

$N$ bytes of data is sent in the following order when sending the most significant bytes first is specified: 1, 2, 3, 4, 5, 6

## Flags

## Precautions

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if the no-protocol mode is not set in the System Setup. <br> ON if the value of C is not within range. <br> ON if the value for $N$ is not between 0000 and 0100 hex. <br> ON if a send is attempted when the Send Ready Flag <br> (A392.05/A318.09) is OFF. <br> OFF in all other cases. |

TXD(236) can be used only for the Coordinator Modules's RS-232C port or RS-422A port. In addition, the port must be set to no-protocol mode in the System Setup.
The following send-message frame format can be set in the System Setup.

- Start code: None or 00 to FF hex.
- End code: None, CR+LF, or 00 to FF hex.

The data will be sent with any start and/or end codes specified in the System Setup. If start and end codes are specified, the codes will be added to the send data ( N ). Even in this case, the maximum number of bytes that can be specified for N is 256 bytes.
Data can be sent only when the port's Send Ready Flag (A392.05/A318.09) is ON.
Data is sent in the order specified in C.

Nothing will be sent if 0 is specified for N .
If $R S$ signal control is specified in $C$, bit 15 of $S$ will be used as the $R S$ signal. If ER signal control is specified in C , bit 15 of S will be used as the ER signal. If $R S$ and $E R$ signal control is specified in $C$, bit 15 of $S$ will be used as the RS signal and bit 14 of $S$ will be used as the ER signal.
If 1,2 , or 3 hex is specified for RS and ER signal control in C, TXD(236) will be executed regardless of the status of the Send Ready Flag (A392.05).
An error will occur and the Error Flag will turn ON in the following cases.

- If no-protocol mode is not set for the port in the System Setup
- If the value of C is not within range
- If the value for N is not between 0000 and 0100 hex
- If a send is attempted when the Send Ready Flag (A392.05/A318.09) is OFF.

Note The timing of sending data can be coordinated with the receiving device by setting a send delay.

Related Flags and Words
The following System Setup settings and Auxiliary Area flag can be used as required when executing TXD(236).
System Setup Settings

| Name | Description | Settings |
| :--- | :--- | :--- |
| No-protocol <br> Mode Start Code | Specifies whether to use a start code <br> in the frame format for no-protocol <br> communications. | 0: None (default) <br> 1: Use start code <br> (00 to FF hex) |
| No-protocol <br> Mode End Code | Specifies whether to use an end <br> code in the frame format for no-proto- <br> col communications. | 0: None (default) <br> 1: Use end code <br> (00 to FF hex or CF+LF) |
| No-protocol <br> Mode Send <br> Delay | Specifies whether to delay sending <br> data after execution of the instruction <br> until sending the data from the port. | 0 to $99,990 \mathrm{~ms} \mathrm{decimal}$ <br> (in 10-ms units) <br> Default: 0 ms |

## Auxiliary Area

Send Ready Flags

| Name | Address | Contents |
| :--- | :--- | :--- |
| RS-232C Port Send Ready Flag | A392.05 | ON when data can be sent in |
| RS-422A Port Send Ready Flag | A318.09 | the no-protocol mode. |

When CIO 0000.00 and the RS-232C port Send Ready Flag (A410.09) are ON in the following example, 5 bytes of data are sent from the RS-232C port on the Coordinator Module.


Start and end codes added according to setting in System Setup (this example assumes that both a start and end code have been set).


Example: Performing Signal Control

When CIO 0000.01 and the RS-232C port Send Ready Flag (A410.09) are ON in the following example, the RS signal is set according to the status of D00300 bit 15 and the ER signal is set according to the status of D00300 bit 14.


C: D00400


Byte order
0 : Most significant byte to least significant byte
-RS and ER signal control
3: RS and ER signal control.
Port specifier
00 hex: RS-232C port


## 3-23-3 RECEIVE: RXD(235)

Purpose

Ladder Symbol


D: First destination word
C: Control word
N : Number of bytes to store
0000 to 0100 hex ( 0 to 256 decimal)

## Variations

| Variations | Executed Each Cycle for ON Condition | $R X D(235)$ |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ R X D(235)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Operands
The contents of the control word, C , is as shown below.


0 Hex: Most significant byte to least significant byte 1 Hex: Least significant byte to most significant byte

- CS and DR signal monitoring (RS-232C port only)

0: No CS and DR signal monitoring
1: CS signal monitoring
2: DR signal monitoring
3: CS and DR signal monitoring.
Port specifier
00 hex: RS-232C
80 hex: RS-422A

## Operand Specifications

## Description

| Area | D | C | N |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | A448 to A959 | A000 to A959 |  |
| Timer Area | T0000 to T0255 |  |  |
| Counter Area | C0000 to C0255 |  |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | --- | Specified values <br> only | \#0000 to \#0100 <br> (binary) |
| Data Resisters | --- | DR0 to DR15 |  |
| Index Registers | --- | ,IR0 to ,IR15 <br> $-2048 ~ t o ~+2047 ~, I R 0 ~ t o ~-2048 ~ t o ~+2047 ~, I R 15 ~$ |  |
| Indirect addressing <br> using Index Registers <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |  |

RXD(235) reads data that has been received in no-protocol mode at the RS- 232C port or RS-422A port on the Coordinator Module (the port is specified with bits 8 to 15 of C ) and stores N bytes of data in words beginning from D . If N bytes of data has not been received at the port, then only the data that has been received will be stored.
The following diagram shows the order in which data is received and the contents of the receive frame for various settings.


Flags

## Precautions

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the no-protocol mode is not set in the System Setup. <br> ON if the value of C is not within range. <br> ON if the value for $N$ is not between 0000 and 0100 hex. <br> OFF in all other cases. |

RXD(235) can be used only for the RS-232C port or RS-422A port on the Coordinator Module. In addition, the port must be set to no-protocol mode. The following receive message frame format can be set in the System Setup.

- Start code: None or 00 to FF hex
- End code: None, CR+LF, or 00 to FF hex. If no end code is specified, the number of bytes to receive is set from 00 to FF hex (1 to 256 decimal; 00 specifies 256 bytes).

If the number of bytes is specified in the System Setup, the Reception Completed Flag (A392.06/A318.10) will turn ON when the specified number of bytes has been received. When the Reception Completed Flag turns ON, the number of bytes in the Reception Counter (A393/A319) will have the same value as the number of receive bytes specified in the System Setup. If more bytes are received than specified, the Reception Overflow Flag (A392.07/ A318.11) will turn ON.
If an end code is specified in the System Setup, the Reception Completed Flag (A392.06/A318.10) will turn ON when the end code is received or when 256 bytes of data have been received. If more data is received after the Reception Completed Flag (A392.06/A318.10) turns ON, the Reception Overflow Flag (A392.07/A318.11) will turn ON.
When $\operatorname{RXD}(235)$ is executed, data is stored in memory starting at D . Once the data has been stored, the Reception Completed Flag (A392.06/A318.10) will turn ON (OFF if the Reception Overflow Flag (A392.07/A318.11) is ON) and the Reception Counter (A393/A319) will be cleared to 0.
If the RS-232C Port Restart Bit (A526.00) or the RS-422A Port Restart Bit (A526.07) is turned ON, the Reception Completed Flag (A392.06/A318.10) will be turned OFF (even if the Reception Overflow Flag is ON), and the Reception Counter (A393/A319) will be cleared to 0.
Data will be stored in memory in the order specified in C .
If 0 is specified for N , the Reception Completed Flag (A392.06/A318.10) and Reception Overflow Flag (A392.07/A318.11) will be turned OFF, the Reception Counter (A393/A319) will be cleared to 0, and nothing will be stored in memory.
If CS signal monitoring is specified in C , the status of the CS signal will be stored in bit 15 of D .
If $D R$ signal monitoring is specified in $C$, the status of the $D R$ signal will be stored in bit 15 of D .
If CS and DR signal monitoring is specified in C, the status of the CS signal will be stored in bit 15 of D and the status of the DR signal will be stored in bit 14 of D .
Receive data will not be stored if CS or DR signal monitoring is specified.
If 1,2 , or 3 hex is specified for CS and DR signal control in C, RXD(235) will be executed regardless of the status of the Reception Completed Flag (A392.06/A318.10).
An error will occur and the Error Flag will turn ON in the following cases.

- If no-protocol mode is not set for the port in the System Setup
- If the value of C is not within range
- If the value for N is not between 0000 and 0100 hex

Note Further data cannot be received if $\operatorname{RXD}(235)$ has not completed reading the current data. Always execute $\operatorname{RXD}(235)$ after receiving data and before data is received again.

The following System Setup settings and Auxiliary Area flag can be used as required when executing RXD(235).
System Setup Settings

| Name | Description | Settings |
| :--- | :--- | :--- |
| No-protocol <br> Mode Start Code | Specifies whether to use a start <br> code in the frame format for no-pro- <br> tocol communications. | 0: None (default) <br> 1: Use start code <br> (00 to FF hex) |
| No-protocol <br> Mode End Code | Specifies whether to use an end <br> code in the frame format for no-pro- <br> tocol communications. | 0: None (default) <br> 1: Use end code <br> (00 to FF hex or CF+LF) |
| No-protocol <br> Mode Number of <br> bytes of Data | Specifies the number of bytes to <br> receive when an end code is not <br> used. | 00 hex: 256 bytes <br> 01 to FF hex: 1 to 255 bytes |

Auxiliary Area Flags

| Name | Address | Contents |
| :--- | :--- | :--- |
| $\begin{array}{l}\text { Reception Completed } \\ \text { Flag }\end{array}$ | A392.06 | $\begin{array}{l}\text { ON when no-protocol reception is completed. } \\ \text { Number of Receive Bytes Specified: The flag will } \\ \text { turn ON when the specified number of bytes has } \\ \text { been received. } \\ \text { End Code Specified: The flag will turn ON when } \\ \text { the end code is received or when 256 bytes have } \\ \text { been received. }\end{array}$ |
| $\begin{array}{l}\text { Reception Overflow } \\ \text { Flag }\end{array}$ | A392.07 | $\begin{array}{l}\text { ON when more than the expected number of } \\ \text { receive bytes has been received in no-protocol } \\ \text { mode. } \\ \text { Number of Receive Bytes Specified: The flag will } \\ \text { turn ON when more data is received after recep- } \\ \text { tion was completed but before the received data } \\ \text { is read from the buffer with RXD(235). } \\ \text { End Code Specified: The flag will turn ON when } \\ \text { more data is received after receiving an end code } \\ \text { but before the received data is read from the } \\ \text { buffer with RXD(235), or when 257 or more bytes } \\ \text { of data are received without an end code. }\end{array}$ |
| Reception Counter | A393 | $\begin{array}{l}\text { Counts in hexadecimal the number of bytes } \\ \text { received in no-protocol mode (0 to 256 decimal). }\end{array}$ |
| $\begin{array}{l}\text { Reception Completed } \\ \text { Flag }\end{array}$ | A318.10 | $\begin{array}{l}\text { ON when no-protocol reception is completed. } \\ \text { Number of Receive Bytes Specified: The flag will } \\ \text { turn ON when the specified number of bytes has } \\ \text { been received. } \\ \text { End Code Specified: The flag will turn ON when } \\ \text { the end code is received or when 256 bytes have } \\ \text { been received. }\end{array}$ |
| Reception Counter | A319 | $\begin{array}{ll}\text { Reception Overflow } \\ \text { Flag }\end{array}$ |
| A318.11 when more that the expected number of |  |  |
| receive bytes has been received in no-protocol |  |  |
| mode. |  |  |
| Number of Receive Bytes Specified: The flag will |  |  |
| turn ON when more data is received after recep- |  |  |
| tion was completed but before the received data |  |  |
| was not read from the buffer with RXD(235). |  |  |
| End Code Specified: The flag will turn ON when |  |  |
| more data is received after receiving an end code |  |  |
| but before the received data is read from the |  |  |
| buffer with RXD(235), or when 257 or more bytes |  |  |
| of data are received without an end code. |  |  |\(\left.| \begin{array}{l}Counts in hexadecimal the number of bytes <br>

received in no-protocol mode (0 to 256 decimal).\end{array}\right\}\)

Examples


When CIO 0000.00 is ON in the following example, data is received from the RS-232C port and 10 bytes of data are stored starting in D00100.


1: Least significant bytes first
CS and DR signal monitoring
0: No CS and DR signal monitoring
Port specifier
00 hex: RS-232C port
This example assumes that both a start and end code have been specified in the System Setup.


ST: Start code (e.g., 02 hex)
ED: End code (e.g., 03 hex)

|  | Most significant bytes |  | Least significant bytes |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
| 0 | 3 | 2 | 3 | 1 |
| 1 | 3 | 4 | 3 | 3 |
| 2 | 4 | 2 | 4 | 1 |
|  | 4 | 4 | 4 | 3 |
|  | 4 | 6 | 4 | 5 |

## 3-23-4 CHANGE SERIAL PORT SETUP: STUP(237)

## Purpose

## Ladder Symbol

C: Control word (port)
S: First source word
Changes the communications parameters of a serial port on the FQM1CM002 Coordinator Module. STUP(237) thus enables the protocol mode to be changed during FQM1 operation.


## Variations

| Variations | Executed Each Cycle for ON Condition | STUP(237) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | @STUP(237) |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program <br> areas | Step program <br> areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | Not allowed |

## Operands

The contents of the control word, C , are as shown below.


## Operand Specifications

| Area | C | S |
| :---: | :---: | :---: |
| CIO Area | CIO 0000 to ClO 6143 | CIO 0000 to CIO 6134 |
| Work Area | W000 to W255 | W000 to W246 |
| Auxiliary Bit Area | A000 to A959 | A000 to A950 |
| Timer Area | T0000 to T0255 | T0000 to T0246 |
| Counter Area | C0000 to C0255 | C0000 to C0246 |
| DM Area | D00000 to D32767 | D00000 to D32758 |
| Indirect DM addresses in binary | @ D00000 to @ D32767 |  |
| Indirect DM addresses in BCD | *D00000 to *D32767 |  |
| Constants | Specified values only | \#0000 |
| Data Resisters | DR0 to DR15 | --- |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | $\begin{array}{\|l} \hline \text {,IR0 to ,IR15 } \\ -2048 \text { to }+2047 \text {,IR0 to }-2048 \text { to }+2047 \text {,IR15 } \\ \text { DR0 to DR15, IR0 to DR0 to DR15, IR15 } \\ \text {,IR0+(++) to ,IR15+(++) } \\ ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ \hline \end{array}$ |  |

## Description

$\operatorname{STUP}(237)$ writes 10 words of data from $S$ to $S+9$ to the communications setup area of the specified port, as shown in the following table. When the constant \#0000 is designated for S , the communications settings of the corresponding port will be set to the default settings.

| Unit address | Module | Port No. | Serial port | Serial port communications <br> setup area |
| :--- | :--- | :--- | :--- | :--- |
| 00 hex | Coordinator Module | 1 hex | Peripheral <br> port | Communications parameters for <br> the peripheral port in the System <br> Setup |
|  |  | 2 hex | RS-232C port | Communications parameters for <br> the RS-232C port in the System <br> Setup |
|  |  | 3 hex | RS-422A port | Communications parameters for <br> the RS-422A port in the System <br> Setup |

When STUP(237) is executed, the corresponding Port Settings Changing Flag (A619.01, A619.02, or A318.15) will turn ON. The flag will remain ON until changing the parameters has been completed.

Use STUP(237) to change communications parameter for a port during operation based on specified conditions. For example, STUP(237) can be used as follows:
The RS-422A port is set to Serial Gateway mode normally to send commands from a PT directly to a Servo Driver. When controlling the Servomotor by changing the parameters of the Servo Driver from the ladder program, the RS-422A port is switched to No-protocol mode.
The following communications parameters can be set:
Protocol mode, baud rate, data format, protocol macro transfer method, maximum length of protocol macro communications data, etc.

Note If the power to the FQM1 is cycled after the communications settings are changed with $\operatorname{STUP}(237)$, the original settings (i.e., the ones before STUP(237) was executed) will be used when the power turns ON.

## Flags

## Related Flags and Words

## Examples

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the values in C are not within range. <br> ON if STUP(237) is executed for a port whose Communi- <br> cations Settings Changing Flag is already ON. <br> ON if STUP(237) is executed in an interrupt task. <br> OFF in all other cases. |

The following flags can be used as required when executing STUP(237). These flags are in the Auxiliary Area.

| Name | Address | Contents |
| :--- | :--- | :--- |
| Peripheral Port Settings <br> Changing Flag | A619.02 | ON when the communications param- <br> eters are being changed for the periph- <br> eral port. |
| RS-232C Port Settings <br> Changing Flag | A619.01 | ON when the communications param- <br> eters are being changed for the RS- <br> 232C port. |
| RS-422A Port Settings <br> Changing Flag | A318.15 | ON when the communications param- <br> eters are being changed for the RS- <br> 422A port. |

When CIO 0000.00 turns ON in the following example, the communications parameters for the RS-422A port are changed to the settings contained in the 10 words from D00100 to D00109. In this example, the setting are changed from the Serial Gateway Mode to the No-protocol Mode.



|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| +360 | 8 | 3 | 0 |  |
| +361 | 0 | 0 | 0 |  |
| +362 |  |  |  |  |
| to |  |  |  |  |
| +367 |  |  |  |  |

## 3-24 Debugging Instructions

This section describes the instruction used to debug programs.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| TRACE MEMORY SAMPLING | TRSM | 045 | 596 |

## 3-24-1 Trace Memory Sampling: TRSM(045)

## Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle | TRSM(045) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported |
|  | Executed Once for Downward Differentiation | Not supported |

Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Description

When TRSM(045) is executed, the status of a preselected bit or word is sampled and stored in Trace Memory. TRSM(045) can be used anywhere in the program, any number of times.


Before TRSM(045) is executed, the bit or word to be traced must be specified with the CX-Programmer. Each time that TRSM(045) is executed, the current value of the specified bit or word is sampled and recorded in order in Trace Memory. The trace ends when the Trace Memory is full. The contents of Trace Memory can be monitored from the CX-Programmer when necessary.


This instruction only indicates when the specified data will be sampled. All other settings and data trace operations are set with the CX-Programmer. The other two ways to control data sampling are sampling at the end of each cycle and sampling at a specified interval (independent of the cycle time).
TRSM(045) does not require an execution condition and is always executed as if it had an ON execution condition. Connect TRSM(045) directly to the left bus bar.

Use TRSM(045) to sample the value of the specified bit or word at the point in the program when the instruction's execution condition is ON. If the instruction's execution condition is ON every cycle, the specified bit or word's value will be stored in Trace Memory every cycle.
It is possible to incorporate two or more TRSM(045) instructions in a program. In this case, the value of the same specified bit or word will be stored in Trace Memory each time that one of the TRSM(045) instructions is executed.


Note Refer to the CX-Programmer Operation Manual (Cat. No. W437) for details on data tracing.

The data-tracing operations performed with the CX-Programmer are summarized in the following list.

1,2,3... 1. Set the following parameters with the CX-Programmer.
a) Set the address of the bit or word to be traced.
b) Set the trigger condition. One of the three following conditions can control when data stored into Trace Memory is valid.
i) The Trace Start Bit goes from OFF to ON.
ii) A specified bit goes from OFF to ON.
iii) The value of a specified word matches the set value.
c) Set the sampling interval to "TRSM" for sampling at the execution of TRSM(045) in the program.
d) Set the delay.
2. When the Sampling Start Bit (A508.15) is turned from OFF to ON with the CX-Programmer, the specified data will begin being sampled each time that TRSM(045) is executed and the sampled data will be stored in Trace Memory. The Trace Busy Flag (A508.13) will be turned ON at the same time.
3. When the trigger condition (Trace Start Bit ON, specified bit ON, or value of specified word matching set value) is met, the sampled data will be valid beginning with the next sample plus or minus the number of samples set with the delay setting. The Trace Trigger Monitor Flag (A508.11) will be turned ON at the same time.
4. The trace will end when $\operatorname{TRSM}(045)$ has been executed enough times to fill the Trace Memory. When the trace ends, the Trace Completed Flag (A508.12) will be turned ON and the Trace Busy Flag (A508.13) will be turned OFF.
5. Read the contents of Trace Memory with the CX-Programmer.

The following table shows relevant bits and flags in the Auxiliary Area. Only A508.14 and A508.15 are meant to be controlled by the user, and A508.15
must not be turned ON from the program, i.e., it must be turned ON only from the CX-Programmer.

| Name | Address | Operation |
| :--- | :--- | :--- |
| Trace Trigger Monitor <br> Flag | A508.11 | This flag is turned ON when the trigger condition <br> has been established with the Trace Start Bit. It is <br> turned OFF when sampling is started for the next <br> trace (by the Sampling Start Bit). |
| Trace Completed <br> Flag | A508.12 | This flag is turned ON when trace samples have <br> filled the Trace Memory. It is turned OFF the next <br> time that the Sampling Start Bit goes from OFF to <br> ON. |
| Trace Busy Flag | A508.13 | This flag is turned ON when the Sampling Start <br> Bit goes from OFF to ON. It is turned OFF when <br> the trace is completed. |
| Trace Start Bit | A508.14 | The trace trigger conditions are established when <br> this bit is turned from OFF to ON. The offset indi- <br> cated by the delay value (positive or negative) <br> determines which data samples are valid. |
| Sampling Start Bit | A508.15 | When this bit is turned from OFF to ON from the <br> CX-Programmer, data samples will start being <br> stored in Trace Memory with one of the following <br> three methods: |
| 1) Periodic sampling (10 to 2,550 ms intervals) |  |  |
| 2) Sampling at TRSM(045) execution |  |  |
| 3) Sampling at the end of each cycle |  |  |
| This bit must be turned ON and OFF from the |  |  |
| CX-Programmer. |  |  |

## Precautions

## Example

TRSM(045) is processed as $\operatorname{NOP(000)~when~data~tracing~is~not~being~per-~}$ formed or when the sampling interval set in the parameters with the CX-Programmer is not set to sample on TRSM(045) instruction execution.
Do not turn the Sampling Start Bit (A508.15) ON or OFF from the program. This bit must be turned ON and OFF from the CX-Programmer.

The following example shows the overall data trace operation.


Note Trace Memory has a ring structure. Data is stored to the end of the Trace Memory area and then wraps to the beginning of the area, ending just before the first valid data sample.

## 3-25 Failure Diagnosis Instructions

This section describes instructions used to define and handle errors.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| FAILURE ALARM | FAL | 006 | 600 |
| SEVERE FAILURE ALARM | FALS | 007 | 603 |

## 3-25-1 FAILURE ALARM: FAL(006)

Purpose

## Ladder Symbol

## Variations

| Variations | Executed Each Cycle for ON Condition | FAL(006) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ \operatorname{FAL}(006)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

Generates or clears user-defined non-fatal errors. Non-fatal errors do not stop FQM1 operation.

- Generating or Clearing User-defined Non-fatal Errors

| $F A L(006)$ |
| :---: |
| $N$ |
| $S$ |

$\mathrm{N}:$ FAL number
S: \#0000 or \#0000 to \#FFFF

## Applicable Program Areas

## Generating or Clearing User-defined Non-fatal Errors

The following table shows the function of the operands.

| N | S | Function |
| :--- | :--- | :--- |
|  | \#0001 to \#01FF | Clears the non-fatal error with the correspond- <br> ing FAL number. |
|  | \#FFFF | Clears all non-fatal errors. |
|  | Other (See note.) | Clears the most serious non-fatal error. |
| 1 to 511 <br> (These FAL num- <br> bers are shared <br> with FALS num- <br> bers.) | Creating errors: <br> \#0000 <br> Clearing errors: | Generates a non-fatal error with the corre- <br> sponding FAL number. |

Note Other settings would be constants \#0200 through \#FFFE or a word address.

## Operand Specifications

| Area | N | S |
| :--- | :--- | :--- |
| CIO Area | --- | CIO 0000 to CIO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses <br> in binary | --- | @ D00000 to @ D32767 |


| Area | N | S |
| :---: | :---: | :---: |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |
| Constants | 0 to 511 | \#0000 to \#FFFF (binary) |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | --- | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047, IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to , }-(--) \text { IR15 } \end{aligned}$ |

## Description

The operation of FAL(006) depends on the value of N . Set N to 0000 to clear an error and set N to 0001 to 01FF to generate an error.

## Generating Non-fatal User-defined Errors

When FAL(006) is executed with N set to an FAL number ( $\& 1$ to \&511) that is not equal to the content of A400 (the system-generated FAL/FALS number), a non-fatal error will be generated with that FAL number and the following processing will be performed:

1,2,3... 1. The FAL Error Flag (A402.15) will be turned ON. (FQM1 operation will continue.)
2. The error code will be written to A400. Error codes 4101 to 42FF correspond to FAL numbers 0001 to 01FF ( 1 to 511).
Note If a fatal error or a more serious non-fatal error occurs at the same time as the FAL(006) instruction, the more serious error's error code will be written to A400.
3. The error code will be written to the Error Log Area (A100 through A199).
4. The ERR Indicator on the Modules will flash.


## Clearing Non-fatal Errors without the CX-Programmer

When FAL(006) is executed with N set to 0 , non-fatal errors can be cleared. The value of $S$ will determine the processing, as shown in the following table.

| S | Process |
| :--- | :--- |
| \&1 to \&511 (0001 to 01FF hex) | The FAL error of the specified number will be <br> cleared. |
| FFFF hex | All non-fatal errors (including system errors) will be <br> cleared. |
| 0200 to FFFE hex or word <br> specification | The most serious non-fatal error (even if it is a non- <br> fatal system error) that has occurred will be cleared. <br> When more than one FAL error has occurred, the <br> FAL error with the smallest FAL number will be <br> cleared. |

## Flags

| Name | Label | Operation |
| :---: | :---: | :--- |
| Error Flag | ER | ON if $N$ is not within the specified range of 0 to 511 deci- <br> mal. <br> OFF in all other cases. |

The following tables show relevant words and flags in the Auxiliary Area.

- Auxiliary Area Words/Flags for User-defined Errors

| Name | Address | Operation |
| :---: | :---: | :--- |
| FAL Error Flag | A402.15 | ON when an error is generated with <br> FAL(006). |

- Auxiliary Area Words/Flags for both User-defined and System Errors

| Name | Address | Operation |
| :--- | :--- | :--- |
| Error Log Area | A100 to <br> A199 | The Error Log Area contains the error codes <br> for the most recent 20 errors, including errors <br> generated by FAL(006). |
| Error code | A400 | When an error occurs, its error code is stored <br> in A400. The error codes for FAL numbers <br> 0001 to 01FF are 4101 to 42FF, respectively. <br> If two or more errors occur simultaneously, <br> the error code of the most serious error will <br> be stored in A400. |

## Precautions

## Examples

N must be between 0 and 511. An error will occur and the Error Flag will be turned ON if N is outside of the specified range.

## Creating a User-defined Error

When CIO 0000.00 turns ON in the following example, a non-fatal error will be generated with FAL number 31 and the following processing will be performed:

1,2,3... 1. The FAL Error Flag (A402.15) will be turned ON. (FQM1 operation will continue.)
2. The error code 411 F will be written to A400. Error codes 4101 to 42 FF correspond to FAL numbers 0001 to 01FF ( 1 to 511).
Note If a fatal error or a more serious non-fatal error occurs at the same time as or before the FAL(006) instruction, the more serious error's error code will be written to A400.
3. The error code will be written to the Error Log Area (A100 through A199).
4. The ERR Indicator on the Modules will flash.


## Clearing a Particular Non-fatal Error

When CIO 0000.01 is ON in the following example, $\operatorname{FAL}(006)$ will clear the non-fatal error with FAL number 31, and turn OFF the FAL Error Flag (A402.15).


## Clearing All Non-fatal Errors

When CIO 0000.02 is ON in the following example, $\mathrm{FAL}(006)$ will clear all of the non-fatal errors, and turn OFF the FAL Error Flag (A402.15).


Set N to 0 to clear errors.
Set $S$ to FFFF to clear all non-fatal errors (both FAL(006) and system errors).

## Clearing the Most Serious Non-fatal Error

When CIO 0000.03 is ON in the following example, $\operatorname{FAL}(006)$ will clear the most serious non-fatal error that has occurred and reset the error code in A400. If the cleared error was originally generated by FAL(006), the FAL Error Flag (A402.15) will be turned OFF.


Set N to 0 to clear errors.
Set $S$ to 0000, another constant between 0200 and FFFE, or a word address to clear the most serious non-fatal error. (In this case, S is set to 0000.)

## 3-25-2 SEVERE FAILURE ALARM: FALS(007)

## Purpose

Generates user-defined fatal errors. Fatal errors stop FQM1 operation.
Ladder Symbol


N: FALS number
S: Constant \#0000

## Variations

| Variations | Executed Each Cycle for ON Condition | FALS(007) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | Not supported. |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

The following table shows the function of the operands.

| Operand | Function |
| :--- | :--- |
| N | 1 to 511 (These FALS numbers are shared with FAL numbers.) |
| S | Specify \#0000. |

## Operand Specifications

| Area | N | S |
| :---: | :---: | :---: |
| CIO Area | --- | CIO 0000 to ClO 6143 |
| Work Area | --- | W000 to W255 |
| Auxiliary Bit Area | --- | A000 to A959 |
| Timer Area | --- | T0000 to T0255 |
| Counter Area | --- | C0000 to C0255 |
| DM Area | --- | D00000 to D32767 |
| Indirect DM addresses in binary | --- | @ D00000 to @ D32767 |
| Indirect DM addresses in BCD | --- | *D00000 to *D32767 |
| Constants | 1 to 511 | \#0000 to \#FFFF (binary) |
| Index Registers | --- |  |
| Data Resisters | --- |  |
| Index Registers | --- |  |
| Indirect addressing using Index Registers | --- | ,IR0 to ,IR15 <br> -2048 to +2047 , IR0 to -2048 to +2047 <br> ,IR15 <br> DR0 to DR15, IR0 to DR0 to DR15, IR15 $\begin{aligned} & \text {,IR0+(++) to ,IR15+(++) } \\ & ,-(--) \text { IR0 to },-(--) \text { IR15 } \\ & \hline \end{aligned}$ |

## Description

FALS(007) generates user-defined error.
1,2,3... 1. The FALS Error Flag (A401.06) will be turned ON. (FQM1 operation will stop.)
2. The error code will be written to A400. Error codes C101 to C2FF correspond to FALS numbers 0001 to 01FF (1 to 511).
Note If an error more serious than the FALS(007) instruction (one with a higher error code) has occurred, A400 will contain the more serious error's error code.
3. The error code will be written to the Error Log Area (A100 through A199).
4. The ERR Indicators on the FQM1 Modules will be lit.

Note Input \#1 to \#511 for the FALS number on the CX-Programmer.

## Clearing FALS(007) User-defined Fatal Errors

To clear errors generated by FALS(007), first eliminate the cause of the error, and then either clear the error from the CX-Programmer or turn the FQM1 OFF and then ON again.

## Flags

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if N is not within the specified range 1 to 511. <br> OFF in all other cases. |

The following tables show relevant words and flags in the Auxiliary Area.

- Auxiliary Area Words/Flags for User-defined Errors Only

| Name | Address | Operation |
| :---: | :---: | :--- |
| FALS Error Flag | A401.06 | ON when an error is generated with <br> FALS(007). |

- Auxiliary Area Words/Flags for both User-defined and System Errors

| Name | Address | Operation |
| :--- | :--- | :--- |
| Error Log Area | A100 to <br> A199 | The Error Log Area contains the error codes <br> for the most recent 20 errors, including errors <br> generated by FALS(007). |
| Error code | A400 | When an error occurs, its error code is stored <br> in A400. The error codes for FALS numbers <br> 0001 to 01FF (1 to 511 decimal) are C101 to <br> C2FF, respectively. <br> If two or more errors occur simultaneously, the <br> error code of the most serious error will be <br> stored in A400. |

## Precautions

## Examples <br> Examples

N must be between 0001 and 01FF. An error will occur and the Error Flag will be turned $O N$ if $N$ is outside of the specified range.

## Generating a User-defined Error

When CIO 0000.00 is ON in the following example, FALS(007) will generate a fatal error with FALS number 31 and execute the following processes.
1,2,3... 1. The FALS Error Flag (A401.06) will be turned ON.
2. The corresponding error code (C11F) will be written to A400.

Note A400 will contain the error code of the most serious of all of the errors that have occurred, including non-fatal and fatal system errors, as well as errors generated by $\operatorname{FAL}(006)$ and $\operatorname{FAL}(007)$.
3. The error code will be written to the Error Log Area (A100 through A199).
4. The ERR Indicators on the Modules will be lit.


## 3-26 Other Instructions

This section describes instructions for manipulating the Carry Flag, selecting the EM bank, and extending the maximum cycle time.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :---: |
| SET CARRY | STC | 040 | 606 |
| CLEAR CARRY | CLC | 041 | 606 |

## 3-26-1 SET CARRY: STC(040)

Sets the Carry Flag (CY).

## Ladder Symbol



## Variations

## Applicable Program Areas

| Variations | Executed Each Cycle for ON Condition | STC(040) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@$ STC(040) |
|  | Executed Once for Downward Differentiation | Not supported. |


| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Description

When the execution condition is ON, STC(040) turns ON the Carry Flag (CY). Although STC(040) turns the Carry Flag ON, the flag will be turned ON/OFF by the execution of subsequent instructions that affect the Carry Flag.

## Flags

| Name | Label |  |
| :--- | :--- | :--- |
| Error Flag | ER | Unchanged |
| Equals Flag | $=$ | Unchanged |
| Carry Flag | CY | ON |
| Negative Flag | N | Unchanged |

## Precautions

ROL(027), ROLL(572), ROR(028), and RORL(573) make use of the Carry Flag in their rotation shift operations. When using any of these instructions, use STC(040) and CLC(041) to set and clear the Carry Flag.

## 3-26-2 CLEAR CARRY: CLC(041)

Purpose Turns OFF the Carry Flag (CY).

## Ladder Symbol



## Variations

| Variations | Executed Each Cycle for ON Condition | CLC(041) |
| :--- | :--- | :--- |
|  | Executed Once for Upward Differentiation | $@ C L C(041)$ |
|  | Executed Once for Downward Differentiation | Not supported. |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Description

When the execution condition is ON, CLC(041) turns OFF the Carry Flag (CY). Although CLC(041) turns the Carry Flag OFF, the flag will be turned ON/ OFF by the execution of subsequent instructions which affect the Carry Flag.

Flags

| Name | Label |  |
| :--- | :--- | :--- |
| Error Flag | ER | Unchanged |
| Equals Flag | $=$ | Unchanged |
| Carry Flag | CY | OFF |
| Negative Flag | N | Unchanged |

## Precautions

$+C(402),+C L(403),+B C(406)$, and $+B C L(407)$ make use of the Carry Flag in their addition operations. Use CLC(041) just before any of these instructions to prevent any influence from other preceding instructions.
$-\mathrm{C}(412),-\mathrm{CL}(413),-\mathrm{BC}(416)$, and $-\mathrm{BCL}(417)$ make use of the Carry Flag in their subtraction operations. Use CLC(041) just before any of these instructions to prevent any influence from other preceding instructions.
ROL(027), ROLL(572), ROR(028), and RORL(573) make use of the Carry Flag in their rotation shift operations. When using any of these instructions, use STC(040) and CLC(041) to set and clear the Carry Flag.

Note The $+(400),+\mathrm{L}(401),+\mathrm{B}(404),+\mathrm{BL}(405),-(410),-\mathrm{L}(411),-\mathrm{B}(414)$, and $-\mathrm{BL}(415)$ instructions do not include the Carry Flag in their addition and subtraction operations. In general, use these instructions when performing addition or subtraction.

## 3-27 Block Programming Instructions

This section describes block programs and the block programming instructions.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :--- |
| BLOCK PROGRAM BEGIN | BPRG | 096 | 611 |
| BLOCK PROGRAM END | BEND | 801 | 611 |
| IF (NOT) | IF (NOT) | 802 | 613 |
| ELSE | ELSE | 803 | 613 |
| IF END | IEND | 804 | 613 |

## 3-27-1 Introduction

## Block Programs

Up to 128 block programs can be created within the overall user program (all tasks). The execution of each block program is controlled by a single execution condition. All instructions between $\operatorname{BPRG}(096)$ and $\operatorname{BEND}(801)$ are executed unconditionally when the execution condition for BPRG(096) is turned ON. The execution of all the block programming instructions except for $\operatorname{BPRG}(096)$ is not affected by the execution condition. This allows programming that is to be executed under a single execution condition to be grouped together in one block program.
Each block is started by one execution condition in the ladder diagram and all instructions within the block are written in mnemonic form. The block program is thus a combination of ladder and mnemonic instructions.
Block programs enable programming operations that can be difficult to program with ladder diagrams, such as conditional branches and step progressions.
The following example shows two block programs.


## Tasks and Block Programs

Block programs can be located within tasks. While tasks are used to divide large programming units, block programs can be used within tasks to further divide programming into smaller units controlled with a single ladder diagram execution condition.
Just like tasks, block programs that are not executed (i.e., which have an OFF input condition) do not require execution time and can thus be used to reduce the cycle time (somewhat the same as jumps). Also like tasks, other blocks can be paused or restarted from within a block program.
There are, however, differences between tasks and block programs. One difference is that input conditions are not used within block programs unless intentionally programmed with IF(802) instructions. Also, there are some instructions that cannot be used within block programs, such as those that detect upward and downward differentiation.
Block programs can be used either within cyclic tasks or interrupt tasks. Each block program number from 0 to 127 can be used only once and cannot be used again, even in a different task.


## Using Block Programming Instructions

Basically speaking, IF(802), ELSE(803), and IEND(810) are used for execution conditions (along with bits) inside block programs.
If "A" or " $B$ " is to be executed, then IF A ELSE B IEND are used as shown below.


If " $A$ " or nothing is to be executed, IF A IEND are used as shown below.


## Instructions Taking Execution Conditions within Block Programs

The following instruction can take execution conditions within a block program.

| Instruction type | Instruction <br> name | Mnemonic |
| :--- | :--- | :--- |
| Block programming instructions | IF (NOT) | IF (NOT) |

## Instructions with Application Restrictions within Block Programs

The instructions listed in the following table can be used only to create execution conditions for IF(802) and cannot be used by themselves. The execution of these instructions may be unpredictable if used by themselves or in combination with any other instructions.

| Mnemonic | Name |
| :--- | :--- |
| LD/LD NOT | LOAD/LOAD NOT |
| AND/AND NOT | AND/AND NOT |
| OR/OR NOT | OR/OR NOT |
| $>,\langle=,>=,<=,<>$ (S) (L) | Symbol Comparison Instruction (not <br> right-hand instructions) |



## Instructions Not Applicable in Block Programs

The instructions listed in the following table cannot be used within block programs.

| Instruction group | Mnemonic | Name | Alternative |
| :---: | :---: | :---: | :---: |
| Sequence Output Instructions | OUT | OUTPUT | Use SET and RSET. |
|  | OUT NOT | OUTPUT NOT |  |
|  | DIFU(013) | DIFFERENTIATE UP | None |
|  | DIFD(014) | DIFFERENTIATE DOWN | None |
|  | KEEP(011) | KEEP | None |
| Sequence Control | IL(002) and ILC(003) | INTERLOCK and INTERLOCK CLEAR | Divide the block program into smaller blocks. |
| Instructions | END(001) | END | Use BEND(801). |
| Timer and | TIM | TIMER | None |
| Counter | TIMH(015) | HIGH-SPEED TIMER |  |
|  | TMHH(540) | ONE-MS TIMER |  |
|  | CNT | COUNTER |  |
|  | CNTR(012) | REVERSIBLE COUNTER |  |
| Subroutine Instructions | $\begin{aligned} & \text { SBN(092) } \\ & \text { and } \\ & \text { RET(093) } \end{aligned}$ | SUBROUTINE ENTRY and SUBROUTINE RETURN | None |
| Shift Instructions | SFT(010) | SHIFT REGISTER | Use other Shift Instructions. |


| Instruction <br> group | Mnemonic | Name | Alternative |
| :--- | :--- | :--- | :--- |
| Upward and <br> Downward <br> Differenti- <br> ated Instruc- <br> tions | Mnemonics <br> with @ | Upward Differentiated <br> Instructions | None |
| with \% |  |  |  |$\quad$| Downward Differentiated |
| :--- |
| Instructions | None $\quad$|  |
| :--- |

Note $\mathrm{JMP}(004)$ and $\mathrm{JME}(005)$ can be used. $\mathrm{JMP}(004)$ does not take any execution condition and jumps to JME(005) unconditionally.

## 3-27-2 BLOCK PROGRAM BEGIN/END: BPRG(096)/BEND(801)

Purpose

Ladder Symbols
Define a block programming area. For every BPRG(096), there must be a corresponding BEND(801).

## BLOCK PROGRAM BEGIN


$\mathrm{N}:$ Block program number

## BLOCK PROGRAM END

> BEND(801)

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| (See note.) | OK | OK | OK |

Note BPRG(096) is allowed only once at the beginning of each block program.

## Operands

Operand Specifications (BPRG(096))

N: Block Program Number
The block program number must be between 0 and 127 decimal.

| Area | N |
| :--- | :--- |
| CIO Area | --- |
| Work Area | --- |
| Auxiliary Bit Area | --- |
| Timer Area | --- |
| Counter Area | --- |
| DM Area | --- |
| Indirect DM addresses <br> in binary | -- |
| Indirect DM addresses <br> in BCD | --- |
| Constants | 0 to 127 (decimal) |


| Area | N |
| :--- | :--- |
| Index Registers | -- |
| Indirect addressing <br> using Index Registers | -- |

## Description

## Flags

## Precautions

BPRG(096) executes the block program with the block number designated in N , i.e., the one immediately after it and ending with BEND(801). All instructions between BPRG(096) and BEND(801) are executed with ON execution conditions (i.e., unconditionally).


When the execution condition for $\operatorname{BPRG}(096)$ is OFF, the block program will not be executed and no execution time will be required for the instructions in the block program.

BPRG(096)

| Name | Label | Operation |
| :--- | :--- | :--- |
| Error Flag | ER | ON if BPRG(096) is already being executed. <br> ON if N is not between 0 and 127 (BCD). <br> ON if the same block program number is used more than <br> once. <br> OFF in all other cases. |

BEND(801)

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if a block program is not being executed. <br> OFF in all other cases. |

Each block program number can be used only once within the entire user program. Block programs cannot be nested.


If the block program is in an interlocked program section and the execution condition for IL(002) is OFF, the block program will not be executed.

$\operatorname{BPRG}(096)$ and the corresponding BEND(801) must be in the same task.
An error will occur and the Error Flag will turn ON if BPRG(096) is in the middle of a block program, $\operatorname{BEND}(801)$ is not in a block program, $N$ is not between \#0000 and \#007F (binary), there is no block program, or if the same block program number is used more than once.

## Examples

When CIO 0000.00 turns ON in the following example, block program 0 will be executed. When CIO 0000.00 is OFF, the block program will not be executed.


The two program sections shown below both execute $\mathrm{MOV}(021)$, $++\mathrm{B}(594)$, and SET for the same execution condition (i.e., when CIO 0000.00 turns ON).


## 3-27-3 Branching: IF (NOT)(802), ELSE(803), and IEND(804)

## Purpose

## Ladder Symbol

## Variations

| Variations | Always Executed in Block Program |
| :--- | :--- |

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

Note IF(802), ELSE(803), and IEND(804) can be used in block programming regions within subroutines and interrupt tasks.

## Operand Specifications

| Area | B |
| :---: | :---: |
| CIO Area | CIO 0000.00 to CIO 6143.15 |
| Work Area | W000.00 to W255.15 |
| Auxiliary Bit Area | A00000 to A959.15 |
| Timer Area | T0000 to T0255 |
| Counter Area | C0000 to C0255 |
| Task Flags | TK0000 |
| Condition Flags | ER, CY, >, =, <, N, OF, UF, >=, <>, <=, ON, OFF, AER |
| Clock Pulses | $0.02 \mathrm{~s}, 0.1 \mathrm{~s}, 0.2 \mathrm{~s}, 1 \mathrm{~s}, 1 \mathrm{~min}$ |
| DM Area | --- |
| Indirect DM addresses in binary | --- |
| Indirect DM addresses in BCD | --- |
| Constants | --- |
| Data Resisters | --- |
| Index Registers | --- |
| Indirect addressing using Index Registers | ,IR0 to ,IR15 <br> -2048 to +2047 ,IR0 to -2048 to +2047 ,IR15 DR0 to DR15, IR0 to DR0 to DR15, IR15 ,IR0+(++) to ,IR15+(++) <br> ,-(--)IR0 to , $-(--)$ IR15 |

## Description

## Operation without an Operand for IF(802)

If an operand bit is not specified, an execution condition must be created before IF(802) starting with LD. If the execution condition is ON, the instructions between $\operatorname{IF}(802)$ and $\operatorname{ELSE}(803)$ will be executed and if the execution condition is OFF, the instructions between $\operatorname{ELSE}(803)$ and $\operatorname{IEND}(804)$ will be executed.


If the ELSE(803) instruction is omitted and the execution condition is ON, the instructions between IF(802) and IEND(804) will be executed and if the execution condition is OFF, only the instructions after IEND(804) will be executed.


## Operation with an Operand for IF(802) or IF NOT(802)

An operand bit, B, can be specified for IF(802) or IF NOT(802). If the operand bit is ON, the instructions between IF(802) and ELSE(803) will be executed. If the operand bit is OFF, the instructions between $\operatorname{ELSE}(803)$ and $\operatorname{IEND}(804)$ will be executed. For IF NOT(802), the instructions between IF(802) and $\operatorname{ELSE}(803)$ will be executed if the operand bit is OFF, and the instructions between $\operatorname{ELSE}(803)$ and $\operatorname{IEND}(804)$ will be executed if the operand bit is ON.


If the ELSE(803) instruction is omitted and the operand bit is ON, the instructions between $\operatorname{IF}(802)$ and $\operatorname{IEND}(804)$ will be executed and if the operand bit is OFF, only the instructions after IEND(804) will be executed. The same will happen for the opposite status of the operand bit if IF NOT(802) is used.


## Flags

## Precautions

| Name | Label | Operation |
| :---: | :--- | :--- |
| Error Flag | ER | ON if the branch instructions are not in a block program. <br> ON if more than 253 branches are nested. <br> OFF in all other cases. |

Instructions in block programs are generally executed unconditionally. Branching, however, can be used to create conditional execution based on execution conditions or operand bits.
Use IF A ELSE B IEND to branch between A and B.
Use IF A IEND to branch between A and doing nothing.
Branches can be nested to up to 253 levels.

A error will occur and the Error Flag will turn ON if the branch instructions are not in a block program or if more than 253 branches are nested.

## Nesting Branches

## Examples

Up to 253 branches can be nested within the top level branch.


The following example shows two different block programs controlled by CIO 0000.00 and CIO 0000.02 .
The first block executes one of two additions depending on the status of CIO 0000.01 . This block is executed when CIO 0000.00 is ON . If CIO 0000.01 is $\mathrm{ON}, 0001$ is added to the contents of CIO 0001 . If CIO 0000.01 is OFF, 0002 is added to the contents of CIO 0001 . In either case, the result is placed in D00000.
The second block is executed when CIO 0000.02 is ON and shows nesting two levels. If CIO 0000.03 and CIO 0000.04 are both ON , the contents of CIO 0012 and CIO 0002 are added and the result is placed in D00010 and then 0001 is moved into D00011 based on the status of CY. If either CIO 0000.03 or CIO 0000.04 is OFF, then the entire addition operation is skipped and CIO 0003.01 is turned ON .


| Address | Instruction | Operands |
| :--- | :--- | ---: |
| 000000 | LD | 0000.00 |
| 000001 | BPRG(096) | 0 |
| 000002 | IF(802) | 0000.01 |
| 000003 | $+B(404)$ |  |
|  |  | 0001 |
|  |  | \#0001 |
|  |  | D00000 |
| 000004 | ELSE(803) |  |
| 000005 | $+B(404)$ |  |
|  |  | 0001 |
|  |  | D00002 |
|  |  |  |
| 000006 | IEND(804) |  |
| 000007 | BEND(801) |  |
| 000008 | LD | 0000.02 |
| 000009 | BPRG(096) |  |
| 000010 | LD | 0000.03 |
| 000011 | AND | 0000.04 |
| 000012 | IF(802) |  |
| 000013 | $+B(404)$ |  |
|  |  | 0012 |
|  |  | 0002 |
|  |  | D00010 |
| 000014 | IF(802) | CY |
| 000015 | MOV(030) |  |
|  |  | $\# 0001$ |
|  |  | D00011 |
| 000016 | IEND(804) |  |
| 000017 | ELSE(803) |  |
| 000018 | SET(016) | 0003.01 |
| 000019 | IEND(804) |  |
| 000020 | BEND(801) |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## 3-28 Function Block Instructions

This section describes the instructions used with function blocks.

| Instruction | Mnemonic | Function code | Page |
| :--- | :--- | :--- | :---: |
| GET VARIABLE ID | GETID | 286 | 618 |

## 3-28-1 GET VARIABLE ID: GETID(286)

## Purpose

## Ladder Symbol

## Variations

## Applicable Program Areas

| Block program areas | Step program areas | Subroutines | Interrupt tasks |
| :--- | :--- | :--- | :--- |
| OK | OK | OK | OK |

## Operands

## Operand Specifications

| Area | S | D1 | D2 |
| :--- | :--- | :--- | :--- |
| CIO Area | CIO 0000 to CIO 6143 |  |  |
| Work Area | W000 to W255 |  |  |
| Auxiliary Bit Area | --- | A000 to A959 |  |
| Timer Area | --- | T0000 to T0255 |  |
| Counter Area | --- | C0000 to C0255 |  |
| DM Area | D00000 to D32767 |  |  |
| Indirect DM addresses <br> in binary | @ D00000 to @ D32767 |  |  |
| Indirect DM addresses <br> in BCD | *D00000 to *D32767 |  |  |
| Constants | --- |  |  |
| Data Registers | --- | DR0 to DR15 |  |


| Area | S | D1 | D2 |
| :--- | :--- | :--- | :--- |
| Index Registers | --- |  |  |
| Indirect addressing <br> using Index Registers | IR0 to ,IR15 |  |  |
|  | -2048 to +2047, IR0 to -2048 to +2047 ,IR15 |  |  |
|  | DR0 to DR15, IR0 to DR0 to DR15, IR15 |  |  |
|  | , IR0+(++) to ,IR15+(++) |  |  |
|  | ,$-(--)$ IR0 to , $-(--)$ IR15 |  |  |

## Description

GETID(286) retrieves the data area address of the specified source variable or address, outputs the data area code to D1 in 4-digit hexadecimal, and outputs the word address number to D2 in 4-digit hexadecimal.
The following table shows the variable type (data area) codes and corresponding address ranges for the PLC's data areas.

| Data area |  | Data size | Data area code (Output to D1.) | Address (Output to D2.) |
| :---: | :---: | :---: | :---: | :---: |
| CIO Area | CIO | Word | 00B0 hex | 0000 to 17FF hex (0000 to 6,143 decimal) |
| Work Area | W |  | 00B1 hex | 0000 to 00FF hex (000 to 255 decimal) |
| DM Area | D |  | 0082 hex | 0000 to 7FFF hex (0000 to 32,767 decimal) |

Variables in function blocks are automatically allocated addresses by the CXProgrammer unless the AT specification is used. For example, if it is necessary to indirectly specify the extended parameter settings of a Special Unit such as a Motion Control Unit and a variable is used at the beginning of the extended parameter settings area, that variable's address must be set. In this case, $\operatorname{GETID}(286)$ can be used to retrieve the variable's data area address.

## Flags

| Name | Label | Operation |
| :---: | :---: | :---: |
| Error Flag | ER | ON if S is not within the allowed range. |

## Example

## Normal Operation


tings area is specified by the FINS command variable type (data area) code and word address. In this example, \#0082 specifies the DM Area and \&100 specifies a 100 -word offset from the beginning of the area.

Using Function Blocks


## SECTION 4 Instruction Execution Times and Number of Steps

This section provides instruction execution times and the number of steps for each FQM1 instruction.
4-1 FQM1 Instruction Execution Times and Number of Steps ..... 622
4-1-1 Sequence Input Instructions ..... 622
4-1-2 Sequence Output Instructions ..... 623
4-1-3 Sequence Control Instructions ..... 623
4-1-4 Timer and Counter Instructions ..... 624
4-1-5 Comparison Instructions ..... 624
4-1-6 Data Movement Instructions ..... 625
4-1-7 Data Shift Instructions ..... 626
4-1-8 Increment/Decrement Instructions ..... 627
4-1-9 Symbol Math Instructions ..... 628
4-1-10 Conversion Instructions ..... 629
4-1-11 Logic Instructions ..... 629
4-1-12 Special Math Instructions ..... 630
4-1-13 Floating-point Math Instructions ..... 630
4-1-14 Double-precision Floating-point Instructions ..... 631
4-1-15 Table Data Processing Instructions ..... 632
4-1-16 Data Control Instructions ..... 633
4-1-17 Subroutine Instructions ..... 633
4-1-18 Interrupt Control Instructions ..... 633
4-1-19 High-speed Counter and Pulse Output Instructions (Only for Motion Control Modules) ..... 634
4-1-20 Step Instructions ..... 635
4-1-21 I/O Refresh Instructions ..... 635
4-1-22 Serial Communications Instructions ..... 636
4-1-23 Debugging Instructions ..... 636
4-1-24 Failure Diagnosis Instructions ..... 636
4-1-25 Other Instructions ..... 636
4-1-26 Block Programming Instructions ..... 637
4-1-27 Special Function Block Instructions ..... 637

## 4-1 FQM1 Instruction Execution Times and Number of Steps

The following table lists the execution times for all instructions that are available for the FQM1.
The total execution time of instructions within one whole user program is the process time for program execution when calculating the cycle time. (See note.)

Note User programs are allocated tasks that can be executed within cyclic tasks and interrupt tasks that satisfy interrupt conditions.

Execution times for most instructions differ depending on the conditions when the instruction is executed. The top line for each instruction in the following table shows the minimum time required to process the instruction and the necessary execution conditions, and the bottom line shows the maximum time and execution conditions required to process the instruction.
The execution time can also vary when the execution condition is OFF.
The following table also lists the length of each instruction in the Length (steps) column. The number of steps required in the user program area for each of the instructions varies from 1 to 7 steps, depending upon the instruction and the operands used with it. The number of steps in a program is not the same as the number of instructions.

Note 1. Program capacity for the FQM1 is measured in steps. Basically speaking, 1 step is equivalent to 1 word.
Most instructions are supported in differentiated form (indicated with $\uparrow, \downarrow$, @, and \%). Specifying differentiation will increase the execution times by the following amounts.

| Symbol | $\mu \mathbf{s}$ |
| :--- | :--- |
| $\uparrow$ or $\downarrow$ | +0.5 |
| $@$ or $\%$ | +0.5 |

2. Use the following time as a guideline when instructions are not executed. Approx. 0.2 to $0.5 \mu \mathrm{~s}$

## 4-1-1 Sequence Input Instructions

| Instruction | Mnemonic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOAD | LD | --- | 1 | 0.10 | Yes | --- |
| LOAD NOT | LD NOT | --- | 1 | 0.10 | Yes | --- |
| AND | AND | --- | 1 | 0.10 | Yes | --- |
| AND NOT | AND NOT | --- | 1 | 0.10 | Yes | --- |
| OR | OR | --- | 1 | 0.10 | Yes | --- |
| OR NOT | OR NOT | --- | 1 | 0.10 | Yes | --- |
| AND LOAD | AND LD | --- | 1 | 0.05 | Yes | --- |
| OR LOAD | OR LD | --- | 1 | 0.05 | Yes | --- |
| NOT | NOT | 520 | 1 | 0.05 | Yes | --- |
| CONDITION ON | UP | 521 | 3 | 0.50 | Yes | --- |
| CONDITION OFF | DOWN | 522 | 4 | 0.50 | Yes | --- |
| LOAD BIT TEST | LD TST | 350 | 4 | 0.35 | Yes | --- |
| LOAD BIT TEST | LD TSTN | 351 | 4 | 0.35 | Yes | --- |


| Instruction | Mnemonic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AND BIT TEST | AND TST | 350 | 4 | 0.35 | Yes | --- |
| AND BIT TEST | AND TSTN | 351 | 4 | 0.35 | Yes | --- |
| OR BIT TEST | OR TST | 350 | 4 | 0.35 | Yes | --- |
| OR BIT TEST | OR TSTN | 351 | 4 | 0.35 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-2 Sequence Output Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT | OUT | --- | 1 | 0.35 | Yes | --- |
| OUTPUT NOT | OUT NOT | --- | 1 | 0.35 | Yes | --- |
| KEEP | KEEP | 011 | 1 | 0.40 | Yes | -- |
| DIFFERENTIATE UP | DIFU | 013 | 2 | 0.50 | Yes | --- |
| DIFFERENTIATE DOWN | DIFD | 014 | 2 | 0.50 | Yes | --- |
| SET | SET | --- | 1 | 0.30 | Yes | --- |
| RESET | RSET | --- | 1 | 0.30 | Yes | --- |
| MULTIPLE BIT SET | SETA | 530 | 4 | 11.8 | --- | Setting 1 bit |
|  |  |  |  | 64.1 | --- | Setting 1,000 bits |
| MULTIPLE BIT RESET | RSTA | 531 | 4 | 11.8 | --- | Resetting 1 bit |
|  |  |  |  | 64.0 | --- | Resetting 1,000 bits |
| SINGLE BIT RESET | RSTB | 533 | 2 | 0.50 | Yes | --- |
| SINGLE BIT OUTPUT | OUTB | 534 | 2 | 0.50 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-3 Sequence Control Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s}$ ) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| END | END | 001 | 1 | 7.0 | Yes | --- |
| NO OPERATION | NOP | 000 | 1 | 0.05 | Yes | --- |
| INTERLOCK | IL | 002 | 1 | 0.15 | Yes | --- |
| INTERLOCK CLEAR | ILC | 003 | 1 | 0.15 | Yes | --- |
| JUMP | JMP | 004 | 2 | 0.95 | Yes | --- |
| JUMP END | JME | 005 | 2 | --- | --- | -- |
| CONDITIONAL <br> JUMP | CJP | 510 | 2 | 0.95 | Yes | When jump condition is met |


| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CONDITIONAL <br> JUMP | CJPN | 511 | 2 | 0.95 | Yes | When jump condition is met |
| MULTIPLE JUMP | JMP0 | 515 | 1 | 0.15 | Yes | --- |
| MULTIPLE JUMP <br> END | JME0 | 516 | 1 | 0.15 | Yes | --- |
| FOR-NEXT LOOPS | FOR | 512 | 2 | 1.00 | Yes | Specification with a constant |
| FOR-NEXT LOOPS | NEXT | 513 | 1 | 0.45 | Yes | When repeating a loop |
|  |  |  | 0.55 | Yes | When ending loop repetition |  |
| BREAK LOOP | BREAK | 514 | 1 | 0.15 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-4 Timer and Counter Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TIMER | TIM | --- | 3 | 1.30 | Yes | --- |
| COUNTER | CNT | --- | 3 | 1.30 | Yes | --- |
| HIGH-SPEED <br> TIMER | TIMH | 015 | 3 | 1.80 | Yes | --- |
| ONE-MS TIMER | TMHH | 540 | 3 | 1.75 | Yes | --- |
| REVERSIBLE <br> COUNTER | CNTR | 012 | 3 | 24.8 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-5 Comparison Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Comparison Instructions (unsigned) | LD, AND, OR += | 300 | 4 | 0.35 | Yes | --- |
|  | LD, AND, OR + <> | 305 |  |  |  |  |
|  | LD, AND, OR + < | 310 |  |  |  |  |
|  | LD, AND, OR +<= | 315 |  |  |  |  |
|  | LD, AND, OR +> | 320 |  |  |  |  |
|  | LD, AND, OR +>= | 325 |  |  |  |  |
| Input Comparison | LD, AND, OR +=+L | 301 | 4 | 0.35 | Yes | --- |
| Instructions (double, unsigned) | $\begin{aligned} & \text { LD, AND, OR } \\ & +<>+L \end{aligned}$ | 306 |  |  |  |  |
|  | LD, AND, OR +<+L | 311 |  |  |  |  |
|  | $\begin{aligned} & \mathrm{LD}, \mathrm{AND}, \mathrm{OR} \\ & +<=+\mathrm{L} \end{aligned}$ | 316 |  |  |  |  |
|  | LD, AND, OR +>+L | 321 |  |  |  |  |
|  | $\begin{aligned} & \text { LD, AND, OR } \\ & +>=+L \end{aligned}$ | 326 |  |  |  |  |


| Instruction | Mnemonic | Code | Length <br> (steps) <br> (See | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-6 Data Movement Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| MOVE | MOV | 021 | 3 | 0.30 | Yes | --- |
| DOUBLE MOVE | MOVL | 498 | 3 | 0.60 | Yes | --- |
| MOVE NOT | MVN | 022 | 3 | 0.35 | Yes | --- |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { DOUBLE MOVE } \\ \text { NOT } \end{array}$ | MVNL | 499 | 3 | 0.60 | Yes | --- |
| MOVE BIT | MOVB | 082 | 4 | 0.50 | Yes | --- |
| MOVE DIGIT | MOVD | 083 | 4 | 0.50 | Yes | -- |
| BLOCK TRANSFER | XFER | 070 | 4 | 0.8 | Yes | Transferring 1 word |
|  |  |  |  | 650.2 | Yes | Transferring 1,000 words |
| BLOCK SET | BSET | 071 | 4 | 0.55 | Yes | Setting 1 word |
|  |  |  |  | 400.2 | Yes | Setting 1,000 words |
| DATA EXCHANGE | XCHG | 073 | 3 | 0.80 | Yes | --- |
| SINGLE WORD DISTRIBUTE | DIST | 080 | 4 | 10.5 | --- | --- |
| DATA COLLECT | COLL | 081 | 4 | 10.5 | --- | --- |
| MOVE TO REGISTER | MOVR | 560 | 3 | 0.60 | Yes | --- |
| MOVE TIMER/ COUNTER PV TO REGISTER | MOVRW | 561 | 3 | 0.60 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-7 Data Shift Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SHIFT REGISTER | SFT | 010 | 3 | 12.4 | --- | Shifting 1 word |
|  |  |  |  | 368.1 | --- | Shifting 1,000 words |
| REVERSIBLE SHIFT REGISTER | SFTR | 084 | 4 | 14.0 | --- | Shifting 1 word |
|  |  |  |  | 1.44 ms | --- | Shifting 1,000 words |
| ASYNCHRONOUS SHIFT REGISTER | ASFT | 017 | 4 | 13.9 | --- | Shifting 1 word |
|  |  |  |  | 3.915 ms | --- | Shifting 1,000 words |
| WORD SHIFT | WSFT | 016 | 4 | 9.7 | --- | Shifting 1 word |
|  |  |  |  | 728.1 | --- | Shifting 1,000 words |
| ARITHMETIC SHIFT LEFT | ASL | 025 | 2 | 0.45 | Yes | --- |
| DOUBLE SHIFT LEFT | ASLL | 570 | 2 | 0.80 | Yes | --- |
| ARITHMETIC SHIFT RIGHT | ASR | 026 | 2 | 0.45 | Yes | --- |
| $\begin{aligned} & \text { DOUBLE SHIFT } \\ & \text { RIGHT } \end{aligned}$ | ASRL | 571 | 2 | 0.80 | Yes | --- |
| ROTATE LEFT | ROL | 027 | 2 | 0.45 | Yes | --- |
| DOUBLE ROTATE LEFT | ROLL | 572 | 2 | 0.80 | Yes | --- |
| ROTATE LEFT WITHOUT CARRY | RLNC | 574 | 2 | 0.45 | Yes | --- |
| DOUBLE ROTATE LEFT WITHOUT CARRY | RLNL | 576 | 2 | 0.80 | Yes | --- |
| ROTATE RIGHT | ROR | 028 | 2 | 0.45 | Yes | --- |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE ROTATE RIGHT | RORL | 573 | 2 | 0.80 | Yes | --- |
| ROTATE RIGHT WITHOUT CARRY | RRNC | 575 | 2 | 0.45 | Yes | --- |
| DOUBLE ROTATE RIGHT WITHOUT CARRY | RRNL | 577 | 2 | 0.80 | Yes | --- |
| ONE DIGIT SHIFT LEFT | SLD | 074 | 3 | 10.1 | --- | Shifting 1 word |
|  |  |  |  | 1.208 ms | --- | Shifting 1,000 words |
| ONE DIGIT SHIFT RIGHT | SRD | 075 | 3 | 11.7 | --- | Shifting 1 word |
|  |  |  |  | 1.775 ms | --- | Shifting 1,000 words |
| SHIFT N-BITS LEFT | NASL | 580 | 3 | 0.45 | Yes | --- |
| DOUBLE SHIFT N-BITS LEFT | NSLL | 582 | 3 | 0.80 | Yes | --- |
| SHIFT N-BITS RIGHT | NASR | 581 | 3 | 0.45 | Yes | --- |
| DOUBLE SHIFT N-BITS RIGHT | NSRL | 583 | 3 | 0.80 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-8 Increment/Decrement Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s}$ ) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| INCREMENT <br> BINARY | ++ | 590 | 2 | 0.45 | Yes | --- |
| DOUBLE INCRE- <br> MENT BINARY | ++L | 591 | 2 | 0.80 | Yes | --- |
| DECREMENT <br> BINARY | -- | 592 | 2 | 0.45 | Yes | --- |
| DOUBLE DECRE- <br> MENT BINARY | --L | 593 | 2 | 0.80 | Yes | --- |
| INCREMENT BCD | ++B | 594 | 2 | 12.1 | --- | --- |
| DOUBLE INCRE- <br> MENT BCD | ++BL | 595 | 2 | 9.37 | --- |  |
| DECREMENT BCD | --B | 596 | 2 | 11.5 | --- | --- |
| DOUBLE DECRE- <br> MENT BCD | --BL | 597 | 2 | 9.3 | --- | -- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-9 Symbol Math Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIGNED BINARY ADD WITHOUT CARRY | + | 400 | 4 | 0.30 | Yes | --- |
| DOUBLE SIGNED BINARY ADD WITHOUT CARRY | +L | 401 | 4 | 0.60 | Yes | --- |
| SIGNED BINARY ADD WITH CARRY | +C | 402 | 4 | 0.40 | Yes | --- |
| DOUBLE SIGNED BINARY ADD WITH CARRY | +CL | 403 | 4 | 0.60 | Yes | --- |
| BCD ADD WITHOUT CARRY | +B | 404 | 4 | 16.3 | --- | --- |
| DOUBLE BCD ADD WITHOUT CARRY | +BL | 405 | 4 | 22.9 | --- | --- |
| BCD ADD WITH CARRY | +BC | 406 | 4 | 17.2 | --- | --- |
| DOUBLE BCD ADD WITH CARRY | +BCL | 407 | 4 | 24.1 | --- | --- |
| SIGNED BINARY SUBTRACT WITHOUT CARRY | - | 410 | 4 | 0.3 | Yes | --- |
| DOUBLE SIGNED BINARY SUBTRACT WITHOUT CARRY | -L | 411 | 4 | 0.60 | Yes | --- |
| SIGNED BINARY SUBTRACT WITH CARRY | -C | 412 | 4 | 0.40 | Yes | --- |
| DOUBLE SIGNED BINARY SUBTRACT WITH CARRY | -CL | 413 | 4 | 0.60 | Yes | --- |
| BCD SUBTRACT WITHOUT CARRY | -B | 414 | 4 | 16.3 | --- | --- |
| DOUBLE BCD SUBTRACT WITHOUT CARRY | -BL | 415 | 4 | 23.1 | --- | --- |
| BCD SUBTRACT WITH CARRY | -BC | 416 | 4 | 18.1 | --- | --- |
| DOUBLE BCD SUBTRACT WITH CARRY | -BCL | 417 | 4 | 24.2 | --- | --- |
| SIGNED BINARY MULTIPLY | * | 420 | 4 | 0.65 | Yes | --- |
| DOUBLE SIGNED <br> BINARY MULTIPLY | *L | 421 | 4 | 12.8 | --- | --- |
| UNSIGNED BINARY MULTIPLY | *U | 422 | 4 | 0.75 | Yes | --- |
| DOUBLE UNSIGNED BINARY MULTIPLY | *UL | 423 | 4 | 12.4 | --- | --- |
| BCD MULTIPLY | *B | 424 | 4 | 16.9 | --- | --- |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE BCD MULTIPLY | *BL | 425 | 4 | 34.7 | --- | --- |
| SIGNED BINARY DIVIDE | / | 430 | 4 | 0.70 | Yes | --- |
| DOUBLE SIGNED BINARY DIVIDE | /L | 431 | 4 | 11.9 | --- | --- |
| UNSIGNED BINARY DIVIDE | /U | 432 | 4 | 0.8 | Yes | --- |
| DOUBLE UNSIGNED BINARY DIVIDE | /UL | 433 | 4 | 11.9 | --- | --- |
| BCD DIVIDE | /B | 434 | 4 | 18.3 | --- | --- |
| DOUBLE BCD DIVIDE | /BL | 435 | 4 | 26.7 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-10 Conversion Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu$ s) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BCD-TO-BINARY | BIN | 023 | 3 | 0.40 | Yes | --- |
| DOUBLE BCD-TO- <br> DOUBLE BINARY | BINL | 058 | 3 | 7.4 | --- | --- |
| BINARY-TO-BCD | BCD | 024 | 3 | 8.0 | --- | --- |
| DOUBLE BINARY- <br> TO-DOUBLE BCD | BCDL | 059 | 3 | 8.0 | --- |  |
| 2'S COMPLEMENT | NEG | 160 | 3 | 0.35 | Yes | ---- |
| DOUBLE 2'S COM- <br> PLEMENT | NEGL | 161 | 3 | 0.60 | Yes | --- |
| ASCII CONVERT | ASC | 086 | 4 | 11.8 | --- | Converting 1 digit into ASCII |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-11 Logic Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| LOGICAL AND | ANDW | 034 | 4 | 0.30 | Yes | --- |
| DOUBLE LOGICAL <br> AND | ANDL | 610 | 4 | 0.60 | Yes | --- |
| LOGICAL OR | ORW | 035 | 4 | 0.45 | Yes | --- |
| DOUBLE LOGICAL <br> OR | ORWL | 611 | 4 | 0.60 | Yes | --- |
| EXCLUSIVE OR | XORW | 036 | 4 | 0.45 | Yes | --- |


| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DOUBLE EXCLU- <br> SIVE OR | XORL | 612 | 4 | 0.60 | Yes | --- |
| EXCLUSIVE NOR | XNRW | 037 | 4 | 0.45 | Yes | --- |
| DOUBLE EXCLU- <br> SIVE NOR | XNRL | 613 | 4 | 0.60 | Yes | --- |
| COMPLEMENT | COM | 029 | 2 | 0.45 | Yes | --- |
| DOUBLE COMPLE- <br> MENT | COML | 614 | 2 | 0.80 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-12 Special Math Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC PROCESS | APR | 069 | 4 | 24.3 | --- | Linear approximation specification, normal |
|  |  |  |  | 12.1 | --- | Linear approximation table transfer, 1 word |
|  |  |  |  | 126.1 | --- | Linear approximation table transfer, 128 words |
|  |  |  |  | 241.3 | --- | Linear approximation table transfer, 256 words |
|  |  |  |  | 21.5 | --- | Linear approximation buffer specification, 256 words, beginning |
|  |  |  |  | 186.9 | --- | Linear approximation buffer specification, 256 words, end |
|  |  |  |  | 104.5 | --- | Linear approximation buffer specification, 128 words, end |
| BIT COUNTER | BCNT | 067 | 4 | 0.65 | Yes | Counting 1 word |
| VIRTUAL AXIS | AXIS | 981 | 4 | 47.9 | --- | Relative mode |
|  |  |  |  | 48.1 | --- | Absolute mode |
|  |  |  |  | 8.3 | --- | Stopping processing |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-13 Floating-point Math Instructions

| Instruction | Mnemonic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FLOATING TO 32- <br> BIT | FIXL | 451 | 3 | 7.4 | --- | --- |
| 32-BIT TO FLOAT- <br> ING | FLTL | 453 | 3 | 7.0 | --- | --- |
| FLOATING-POINT <br> ADD | +F | 454 | 4 | 11.4 | --- | -- |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FLOATING-POINT SUBTRACT | -F | 455 | 4 | 11.0 | --- | --- |
| FLOATING-POINT DIVIDE | /F | 457 | 4 | 11.1 | --- | --- |
| FLOATING-POINT MULTIPLY | *F | 456 | 4 | 11.0 | --- | --- |
| DEGREES TO RADIANS | RAD | 458 | 3 | 9.7 | --- | --- |
| RADIANS TO DEGREES | DEG | 459 | 3 | 9.4 | --- | --- |
| SINE | SIN | 460 | 3 | 15.8 | --- | --- |
| COSINE | COS | 461 | 3 | 15.5 | --- | --- |
| TANGENT | TAN | 462 | 3 | 17.5 | --- | --- |
| ARC SINE | ASIN | 463 | 3 | 42.7 | --- | -- |
| ARC COSINE | ACOS | 464 | 3 | 42.5 | --- | --- |
| ARC TANGENT | ATAN | 465 | 3 | 21.3 | --- | --- |
| SQUARE ROOT | SQRT | 466 | 3 | 25.5 | --- | --- |
| EXPONENT | EXP | 467 | 3 | 18.1 | --- | --- |
| LOGARITHM | LOG | 468 | 3 | 16.1 | --- | -- |
| EXPONENTIAL POWER | PWR | 840 | 4 | 31.5 | --- | --- |
| Floating Symbol Comparison | LD, AND, OR +=F | 329 | 3 | 8.9 | --- | --- |
|  | LD, AND, OR +<>F | 330 |  |  |  |  |
|  | LD, AND, OR +<F | 331 |  |  |  |  |
|  | LD, AND, OR +<=F | 332 |  |  |  |  |
|  | LD, AND, OR +>F | 333 |  |  |  |  |
|  | LD, AND, OR +>=F | 334 |  |  |  |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-14 Double-precision Floating-point Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE FLOAT- <br> ING TO 16-BIT BINARY | FIXD | 841 | 3 | 15.0 | --- | --- |
| DOUBLE FLOATING TO 32-BIT BINARY | FIXLD | 842 | 3 | 15.2 | --- | --- |
| 16-BIT BINARY TO DOUBLE FLOATING | DBL | 843 | 3 | 10.2 | --- | --- |
| 32-BIT BINARY TO DOUBLE FLOATING | DBLL | 844 | 3 | 10.2 | --- | --- |
| DOUBLE FLOAT-ING-POINT ADD | +D | 845 | 4 | 19.1 | --- | --- |
| DOUBLE FLOAT-ING-POINT SUBTRACT | -D | 846 | 4 | 19.3 | --- | --- |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOUBLE FLOAT-ING-POINT MULTIPLY | *D | 847 | 4 | 24.1 | --- | --- |
| DOUBLE FLOAT-ING-POINT DIVIDE | /D | 848 | 4 | 34.7 | --- | --- |
| DOUBLE DEGREES TO RADIANS | RADD | 849 | 3 | 38.1 | --- | -- |
| DOUBLE RADIANS TO DEGREES | DEGD | 850 | 3 | 38.6 | --- | --- |
| DOUBLE SINE | SIND | 851 | 3 | 56.8 | --- | --- |
| DOUBLE COSINE | COSD | 852 | 3 | 53.5 | --- | --- |
| DOUBLE TANGENT | TAND | 853 | 3 | 125.4 | --- | --- |
| DOUBLE ARC SINE | ASIND | 854 | 3 | 27.0 | --- | --- |
| $\begin{aligned} & \text { DOUBLE ARC } \\ & \text { COSINE } \end{aligned}$ | ACOSD | 855 | 3 | 29.6 | --- | --- |
| DOUBLE ARC TANGENT | ATAND | 856 | 3 | 19.5 | --- | --- |
| DOUBLE SQUARE ROOT | SQRTD | 857 | 3 | 62.3 | --- | --- |
| DOUBLE EXPONENT | EXPD | 858 | 3 | 158.1 | --- | --- |
| DOUBLE LOGARITHM | LOGD | 859 | 3 | 22.4 | --- | --- |
| DOUBLE EXPONENTIAL POWER | PWRD | 860 | 4 | 285.0 | --- | --- |
| DOUBLE SYMBOL COMPARISON | LD, AND, OR +=D | 335 | 3 | 13.1 | --- | --- |
|  | LD, AND, OR +<>D | 336 |  |  |  |  |
|  | LD, AND, OR +<D | 337 |  |  |  |  |
|  | LD, AND, OR +<=D | 338 |  |  |  |  |
|  | LD, AND, OR +>D | 339 |  |  |  |  |
|  | LD, AND, OR +>=D | 340 |  |  |  |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-15 Table Data Processing Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FIND MAXIMUM | MAX | 182 | 4 | 13.0 | --- | Searching for 1 word |
|  |  | 1.41 ms | --- | Searching for 1,000 words |  |  |
| FIND MINIMUM | MIN | 183 | 4 | 12.8 | --- | Searching for 1 word |
|  |  |  | 1.412 ms | --- | Searching for 1,000 words |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-16 Data Control Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s}$ ) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SCALING | SCL | 194 | 4 | 22.7 | --- | --- |
| SCALING 2 | SCL2 | 486 | 4 | 21.8 | --- | --- |
| SCALING 3 | SCL3 | 487 | 4 | 26.1 | --- | --- |
| AVERAGE | AVG | 195 | 4 | 27.9 | --- | Average of an operation |
|  |  |  | 27.9 | --- | Average of 64 operations |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-17 Subroutine Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s}$ ) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUBROUTINE CALL | SBS | 091 | 2 | 25.5 | Yes | --- |
| SUBROUTINE <br> ENTRY | SBN | 092 | 2 | --- | --- | -- |
| SUBROUTINE <br> RETURN | RET | 093 | 1 | 21.9 | Yes | --- |
| MACRO | MCRO | 099 | 4 | 47.4 | --- | --- |
| JUMP TO SUBROU- <br> TINE | JSB | 982 | 4 | 34.9 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-18 Interrupt Control Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu$ s) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SET INTERRUPT <br> MASK | MSKS | 690 | 3 | 7.6 | --- | --- |
| READ INTERRUPT <br> MASK | MSKR | 692 | 3 | 5.2 | --- | --- |
| CLEAR INTERRUPT | CLI | 691 | 3 | 7.2 | --- | --- |
| DISABLE INTER- <br> RUPTS | DI | 693 | 1 | 5.3 | --- | --- |
| ENABLE INTER- <br> RUPTS | EI | 694 | 1 | 5.6 | --- | One-shot timer |
| INTERVAL TIMER | STIM | 980 | 4 | 9.5 | --- | One-shot pulse output |
|  |  |  | 11.0 | --- | Scheduled interrupt |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-19 High-speed Counter and Pulse Output Instructions (Only for Motion Control Modules)

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE CONTROL | INI | 880 | 4 | 16.7 | --- | Starting high-speed counter comparison |
|  |  |  |  | 12.7 | --- | Stopping high-speed counter comparison |
|  |  |  |  | 13.3 | --- | Changing pulse output PV |
|  |  |  |  | 10.9 | --- | Changing high-speed counter circular value |
|  |  |  |  | 16.7 | --- | Starting pulse output comparison |
|  |  |  |  | 12.6 | --- | Stopping pulse output comparison |
|  |  |  |  | 14.9 | --- | Changing pulse output PV |
|  |  |  |  | 13.1 | --- | Changing pulse output circular value |
|  |  |  |  | 12.5 | --- | Stopping pulse output |
|  |  |  |  | 10.1 | --- | Stopping sampling counter comparison |
|  |  |  |  | 14.5 | --- | Changing sampling counter PV |
|  |  |  |  | 13.9 | --- | Changing sampling counter circular value |
| $\begin{aligned} & \text { HIGH-SPEED } \\ & \text { COUNTER PV } \\ & \text { READ } \end{aligned}$ | PRV | 881 | 4 | 13.5 | --- | Reading pulse output PV |
|  |  |  |  | 15.1 | --- | Reading high-speed counter PV |
|  |  |  |  | 50.8 | --- | Reading analog input PV |
|  |  |  |  | 14.3 | --- | Reading high-speed counter travel distance |
|  |  |  |  | 12.1 | --- | Reading high-speed counter latched value |
| COMPARISON TABLE LOAD | CTBL | 882 | 4 | 36.5 | --- | Registering target value table and starting comparison for 1 target value |
|  |  |  |  | 259.6 | --- | Registering target value table and starting comparison for 48 target values |
|  |  |  |  | 22.1 | --- | Executing range comparison for 1 range |
|  |  |  |  | 113.7 | --- | Executing range comparison for 16 ranges |
|  |  |  |  | 22.1 | --- | Only registering target value table for 1 target value |
|  |  |  |  | 240.1 | --- | Only registering target value table for 48 target values |
|  |  |  |  | 20.9 | --- | Registering a sampling counter target value table and starting comparison |
|  |  |  |  | 42.8 | --- | Analog output |


| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPEED OUTPUT | SPED | 885 | 4 | 23.7 | --- | Continuous mode |
|  |  |  |  | 32.7 | --- | Independent mode |
|  |  |  |  | 42.9 | --- | Analog output |
| SET PULSES | PULS | 886 | 4 | 15.9 | --- | Setting pulse output in relative mode |
|  |  |  |  | 16.1 | --- | Setting pulse output in absolute mode |
|  |  |  |  | 31.5 | --- | Absolute output mode (electronic cam) |
|  |  |  |  | 35.7 | --- | Absolute output mode (electronic cam, 0 point can be passed) |
|  |  |  |  | 40.4 | --- | Absolute output mode (electronic cam, 0 point can be passed and the output frequency can be calculated automatically) |
| PULSE OUTPUT | PLS2 | 887 | 4 | 53.5 | --- | --- |
| ACCELERATION CONTROL | ACC | 888 | 4 | 42.5 | --- | Continuous mode |
|  |  |  |  | 44.1 | --- | Independent mode |
|  |  |  |  | 18.7 | --- | Analog output |

## 4-1-20 Step Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| STEP DEFINE | STEP | 008 | 2 | 24.3 | --- | Step control bit ON |
|  |  | 13.0 | --- | Step control bit OFF |  |  |
| STEP START | SNXT | 009 | 2 | 9.1 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-21 I/O Refresh Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) | Hardware implementation | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O REFRESH | IORF | 097 | 3 | 7.7 | --- | Refreshing 1 input word |
|  |  |  |  | 7.6 | --- | Refreshing 1 output word |
|  |  |  |  | 20.1 | --- | Refreshing 1 input word on Basic I/O Unit |
|  |  |  |  | 20.1 | --- | Refreshing 1 output word on Basic I/O Units |
|  |  |  |  | 57.6 | --- | Refreshing 10 input words on Basic I/O Unit |
|  |  |  |  | 59.9 | --- | Refreshing 10 output words on Basic I/O Units |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-22 Serial Communications Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TRANSMIT | TXD | 236 | 4 | 24.1 | --- | Sending 1 byte |
|  |  | 342.6 | --- | Sending 256 bytes |  |  |
| RECEIVE | RXD | 235 | 4 | 36.2 | --- | Storing 1 byte |
|  |  | 348.9 | --- | Storing 256 bytes |  |  |
| CHANGE SERIAL <br> PORT SETUP | STUP | 237 | 3 | 441.1 | --- |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-23 Debugging Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TRACE MEMORY <br> SAMPLING | TRSM | 045 | 1 | 34.6 | --- | Sampling 1 bit and 0 words |
|  |  | 148.3 | -- | Sampling 31 bits and 6 words |  |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-24 Failure Diagnosis Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu \mathbf{s}$ ) | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| FAILURE ALARM | FAL | 006 | 3 | 157.1 | --- | Recording errors |
|  |  |  | 56.0 | --- | Deleting errors (in order of pri- <br> ority) |  |
|  |  |  | 457.0 | --- | Deleting errors (all errors) |  |
| SEVERE FAILURE <br> ALARM | FALS | 007 | 3 | --- | Deleting errors (individually) |  |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-25 Other Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time $(\mu \mathbf{s})$ | Hardware <br> implementa- <br> tion | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SET CARRY | STC | 040 | 1 | 0.15 | Yes | --- |
| CLEAR CARRY | CLC | 041 | 1 | 0.15 | Yes | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-26 Block Programming Instructions

| Instruction | Mnemonic | Code | Length (steps) (See note.) | ON execution time ( $\mu \mathrm{s}$ ) |  | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLOCK PROGRAM BEGIN | BPRG | 096 | 2 | 20.3 | --- | --- |
| BLOCK PROGRAM END | BEND | 801 | 1 | 17.2 | --- | --- |
| Branching | IF (execution condition) | 802 | 1 | 6.8 | Yes | IF true |
|  |  |  |  | 12.2 |  | IF false |
| Branching | IF (relay number) | 802 | 2 | 11.0 | Yes | IF true |
|  |  |  |  | 16.5 |  | IF false |
| Branching (NOT) | IF NOT (relay number) | 802 | 2 | 11.5 | Yes | IF true |
|  |  |  |  | 16.8 |  | IF false |
| Branching | ELSE | 803 | 1 | 11.4 | Yes | IF true |
|  |  |  |  | 13.4 |  | IF false |
| Branching | IEND | 804 | 1 | 13.5 | Yes | IF true |
|  |  |  |  | 7.0 |  | IF false |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## 4-1-27 Special Function Block Instructions

| Instruction | Mne- <br> monic | Code | Length <br> (steps) <br> (See <br> note.) | ON execution <br> time ( $\mu$ s) | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GET VARIABLE ID | GETID | 286 | 4 | 21.3 | --- | --- |

Note When a double-length operand is used, add 1 to the value shown in the length column in the above table.

## Execution Times for Function Block Instances

The influence on the cycle time resulting from executing function block instances in FQM1-CM002/MMP22/MMA22 CPU Units is as follows:

Cycle time influence of function block instance execution = Starting time A + I/O parameter transfer time B + Function block execution time C
$A, B$, and $C$ are as follows:

| Description |  |  | Model |
| :---: | :---: | :---: | :---: |
|  |  |  | FQM1-CM002 FQM1-MMP22 FQM1-MMA22 |
| A | Starting time | Time required to start execution excluding the I/O parameter transfer time | $15.0 \mu \mathrm{~s}$ |
| B | I/O parameter transfer time | Time for 1 BOOL I/O variable (1 bit) | $1.0 \mu \mathrm{~s}$ |
|  |  | Time for 1 INT, UINT, or WORD I/O variable (1 word) | $0.8 \mu \mathrm{~s}$ |
|  |  | Time for 1 DINT, UDINT, or DWORD I/O variable (2 words) | $1.1 \mu \mathrm{~s}$ |
|  |  | Time for 1 LINT, ULINT, or LWORD I/O variable (4 words) | $2.2 \mu \mathrm{~s}$ |
| C | Function block execution time | Total of the execution times for the instructions inside the instance (same as for other ladder diagram programming) |  |

## Example

The execution time for a function block instance with three INT input variables (one word each) and two INT output variables (one word each) would be as follows assuming that the total instruction execution time for the instructions in the function block is $10 \mu \mathrm{~s}$.

$$
6.8 \mu \mathrm{~s}+(3+2) \times 0.3 \mu \mathrm{~s}+10 \mu \mathrm{~s}=18.3 \mu \mathrm{~s}
$$

Note If there is more than one instance of the same function block in a program, the overall execution time would be increased by the above amount for each instance.

## Number of Program Steps for Function Block Instances

The number of program steps required when function block instances are used in a user program is as follows:

> | Number of steps $=$ |
| :--- |
| Number of instances $\times$ (Steps to call the function block $m+$ |
| Steps to transfer I/O parameters $\mathrm{n} \times$ Number of parameters) + |
| Instruction steps in function block definition p (See note.) |

Note If there is more than one instance of the same function block in a program, the the number of instruction steps for the function block definition is required only for the first instance. The "Instruction steps in function block definition p" in the above formula is not multiplied by the number of instances.

| Description |  | Time for FQM1 <br> CPU Unit |  |
| :--- | :--- | :--- | :--- |
| m | Number of steps required to <br> call the function block | --- | 57 steps |
| $n$ | Number of steps required to <br> transfer I/O parameters | Time for 1 BOOL I/O variable (1 bit) | 6 steps |
|  |  | Time for 1 INT, UINT, or WORD I/O variable (1 word) | 6 steps |
|  |  | Time for 1 DINT, UDINT, or DWORD I/O variable (2 words) | 6 steps |
|  | Time for 1 LINT, ULINT, or LWORD I/O variable (4 words) | 12 steps |  |
| p | Number of instruction steps | Add 27 steps to the total of the instruction steps inside the function block defini- <br> tion (same as for other ladder diagram programming) |  |

## Example

The number of instructions required for one instance of a function block with five INT input variables (one word each) and five INT output variables (one word each) would be as follows assuming that the function block definition contained 100 programming steps.

$$
57+(5+5) \times 6 \text { steps }+100 \text { steps }+27 \text { steps }=244 \text { steps }
$$

## A

addressing
operands, 4
See also index registers
ASCII
converting ASCII to hexadecimal, 345
converting hexadecimal to ASCII, 341
table of characters, 7

## B

Basic I/O Units
Basic I/O Unit instructions, 64, 580
BCD data, 7
bits
setting and resetting, 129
block programs
block programming instructions, 66, 608
branching, 613
description, 608-610
instruction execution times, 637

## C

checksum instructions, 467
communications
description of serial communications, 582
instruction execution times, 636
receiving from RS-232C port, 587
serial communications instructions, 65, 582-595
transmitting from RS-232C port, 582
comparing tables, 530
comparison, 530
comparison instructions
execution times, 625
control bits
Sampling Start Bit, 598
Trace Start Bit, 598
conversion instructions
execution times, 629
converting
See also data, converting
counters, 152
execution times, 624
reversible counter, 163
cycle time
instruction execution times, 621

```
            D
data
    converting
        radians and degrees, 400-401, 443-444
```

data control instructions
execution times, 633
data format
floating-point data, 425
data formats, 7
data movement instructions
execution times, 626
data shift instructions
execution times, 626
data tracing
See also tracing
debugging
debugging instructions, 65, 596-599
failure diagnosis instructions, 66, 600
debugging instructions
execution times, 636
decrement instructions
execution times, 627
degrees
converting degrees to radians, 400, 443
DM Area
using DM Area bits in execution conditions, 113
Double-precision Floating-point Input Comparison
Instructions, 462
Double-precision Floating-point Instructions, 425

## E

EC Directives, xxiii
errors
codes
programming, 600, 603
fatal
clearing, 603
generating, 603
instruction processing errors, 9
non-fatal
clearing, 600
generating, 600
program errors, 9
user-programmed errors, 600, 603
execution condition
outputting, 132
execution times, 621-622
exponents, 415, 457

## F-G

failure diagnosis instructions
execution times, 636
fatal operating errors
generating and clearing, 603
flags

## CY

clearing, 606
ER Flag, 9
Trace Busy Flag, 598
Trace Completed Flag, 598
Trace Trigger Monitor Flag, 598
floating-point data, 381, 426
comparing, 421
comparison, 421
double-precision floating-point instructions, 53
exponents, 415, 457
floating-point math instructions, 49, 380-462
format, 425
logarithms, 417, 459
square roots, 413,456
floating-point decimal, 8
floating-point math instructions execution times, 630
function codes instructions listed by function codes, 78

## H

high-speed counter and pulse output instructions, 521
high-speed counting reading the $\mathrm{PV}, 527$

I/O memory address
See also internal I/O memory address
increment instructions
execution times, 627
index registers
setting a timer/counter PV address in an index register, 222
setting a word/bit address in an index register, 221
input instructions
execution times, 622
instruction execution times, 622
instruction sets
-(410), 295
--(592), 269
*(420), 312
*B(424), 318
*BL(425), 320
*D(847), 439
*F(456), 396, 439
*L(421), 314
*U(422), 315
*UL(423), 317
+(400), 282
++(590), 265
++B(594), 273
++BL(595), 275
++L(591), 267
+B(404), 289
+BC(406), 292
+BCL(407), 293
+BL(405), 290
+C(402), 285
+CL(403), 287
$+\mathrm{D}(845), 436$
$+\mathrm{F}(454), 392,436$
$+\mathrm{L}(401), 283$
/(430), 321
/B(434), 328
/BL(435), 329
/D(848), 441
/F(457), 397
/L(431), 323
/U(432), 324
/UL(433), 326
ACC(888), 555
$\operatorname{ACOS}(464), 410,452$
$\operatorname{ACOSD}(855), 452$
AND, 99
AND LD, 105
AND NOT, 101
ANDL(610), 353
ANDW(034), 351
APR(069), 368
ASC(086), 341
ASIN(463), 408, 450
ASIND(854), 450
ATAN(465), 412, 454
ATAND(856), 454
AVG(195), 486
-B(414), 304
--B(596), 277
-BC(416), 309
BCD(024), 334
BCDL(059), 336
-BCL(417), 310
BCMP(068), 187
BCNT(067), 375
$\operatorname{BIN}(023), 331$
BINL(058), 333
-BL(415), 306
--BL(597), 279
BREAK(514), 150
BSET(071), 213
-C(412), 300
CJP(510), 141
CJPN(511), 141
-CL(413), 302
CLC(041), 606
CLI(691), 512
CMP(020), 172
CMPL(060), 175
CNT, 160

CNTR(012), 163
COLL(081), 219
COM(029), 365
COML(614), 366
$\operatorname{COS}(461), 404,447$
$\operatorname{COSD}(852), 447$
CPS(114), 177
CPSL(115), 180
CTBL(882), 530
-D(846), 437
DBL(843), 433
DBLL(844), 434
DEG(459), 401, 444
DEGD(850), 444
DI(693), 513
DIFD(014), 122-124
using in interlocks, 136
using in jumps, 140, 144, 146
DIFU(013), 122-124
using in interlocks, 136
using in jumps, $140,144,146$
DIST(080), 217
Double-precision Floating-point Input Comparison
Instructions ( 335 to 340), 462
DOWN(522), 112
EI(694), 514
ELSE(803), 613
END(001), 134
EXP(467), 415, 457
$\operatorname{EXPD}(858), 457$
-F(455), 394, 437
FAL(006), 600
FALS(007), 603
FIX(450), 386, 430
FIXD(841), 430
FIXL(451), 388, 432
FIXLD(842), 432
FLT(452), 389, 433
FLTL(453), 390, 434
FOR(512), 147
HEX(162), 345
IEND(804), 613
$\operatorname{IF}(802), 613$
IL(002), 135-138
ILC(003), 135-138
$\operatorname{INI}(880), 521$
IORF(097), 580
JME(005), 138
JME0(516), 145
JMP(004), 138
JMP0(515), 145
$\operatorname{KEEP}(011), 119$
-L(411), 296
--L(593), 271
LD, 95
LD NOT, 97

LOG(468), 417, 459
LOGD(859), 459
MAX(182), 467
$\operatorname{MCMP}(019), 182,196$
MCRO(099), 496
$\operatorname{MIN}(183), 471$
$\operatorname{MOV}(021), 199$
MOVB(082), 204
$\operatorname{MOVD}(083), 206$
MOVL(498), 201
MOVR(560), 221
MOVRW(561), 222
MSKR(692), 510
MSKS(690), 508
MVN(022), 200
MVNL(499), 203
NEG(160), 338
NEGL(161), 339
NEXT(513), 147
$\operatorname{NOP}(000), 134$
NOT(520), 111
OR, 102
OR LD, 107
OR NOT, 104
ORW(035), 354
ORWL(611), 356
OUT, 117
OUT NOT, 118
OUTB(534), 132
PLS2(887), 550
PRV(881), 527
PULS(886), 543
PWRD(860), 461
RAD(458), 400, 443
RADD(849), 443
RET(093), 503
RSET, 125
RSTA(531), 126-129, 132
RSTB(533), 129
RXD(235), 587
$\operatorname{SBN}(092), 500$
SBS(091), 491
SCL(194), 475
SCL2(486), 479
SCL3(487), 483
SET, 125
SETA(530), 126-129, 132
SETB(532), 129
SIGN(600), 349
$\operatorname{SIN}(460), 403,446$
SIND(851), 446
Single-precision Floating-point Input Comparison Instructions (329 to 334), 421
SNXT(009), 563
SPED(885), 537
SQRT(466), 413, 456

SQRTD(857), 456
STEP(008), 563
STUP(237), 592
TAN(462), 406
TAND(853), 449
TCMP(085), 185
testing bit status, 113
TIM, 153
TIMH(015), 156
TMHH(540), 158
TRSM(045), 596
TST(350), 113
TSTN(351), 113
TXD(236), 582
UP(521), 112
XCGL(562), 216
XCHG(073), 215
XFER(070), 211
XFRB(062), 208
XNRL(613), 363
XNRW(037), 362
XORL(612), 360
XORW(036), 358
ZCP(088), 193
ZCPL(116), 196
instructions, 87
Basic I/O Unit instructions, 64
block programming instructions, 66, 608
classified by function, 12
comparison instructions, 28, 167-193
controlling execution conditions
UP(521) and DOWN(522), 112
controlling high-speed counters and pulse outputs, 521
conversion instructions, 44, 331
counter instructions, 26, 152
data control instructions, 58, 475-490
data movement instructions, 31, 199
data shift instructions, 34, 225-264
debugging instructions, 65, 596-599
decrement instructions, 38, 265-280
differentiated instructions, 2
execution times, 622
failure diagnosis instructions, 66, 600
floating-point math instructions, 49, 380-462
high-speed counter instructions, 521
I/O Refresh instruction, 580
increment instructions, 38, 265-280
input comparison instructions, 167-172, 421, 462
instruction execution times, 621
instruction variations, 3
interrupt control instructions, 61, 508
listed alphabetically, 69
listed by function code, 78
logic instructions, 47, 351-367
number of steps, 621
pulse output instructions, 521
sequence control instructions, 23, 134-151
sequence input instructions, 18, 95-116
sequence output instructions, 20, 117-129
serial communications instructions, 65, 582-595
special math instructions, 49, 368-376
step instructions, 64, 562-579
steps per instruction, 622
subroutine instructions, 60, 491-503
symbol math instructions, 39, 281-330
table data processing instructions, 53, 57, 467
task control instructions, 68
timer instructions, 26, 152
interlocks, 135-138
internal I/O memory address
setting a timer/counter PV address in an index register, 222
setting a word/bit address in an index register, 221
interrupt control instructions
execution times, 634
interrupts
clearing, 512
disabling all, 513
enabling all, 514
masking, 508
reading mask status, 510
scheduled
reading interval, 510
jumps, 138, 145
$\operatorname{CJP}(510)$ and $\operatorname{CJPN}(511), 141$

## L

ladder diagrams
controlling bit status
using DIFU(013) and DIFD(014), 122-124
using $\operatorname{KEEP}(011), 119-122$
using SET and RSET, 125-126
using SETA(530) and RSTA(531), 126-129, 132
latching relays
using $\operatorname{KEEP}(011), 119$
logarithm, 417, 459
logic instructions
execution times, 629
loops
BREAK(514), 150
FOR(512) and NEXT(513), 147

## M

mathematics
averaging, 486
exponents, 415, 457
finding the maximum in a range, 467
finding the minimum in a range, 471
floating-point addition, 392, 436
floating-point division, 397
floating-point math instructions, 49, 380-462
floating-point multiplication, 396, 439
floating-point subtraction, 394, 437
logarithm, 417, 459
See also trigonometric functions
special math instructions, 49, 368-376
square root, 413, 456
symbol math instructions, 39, 281-330
trigonometric functions, 368

## N

non-fatal operating errors
generating and clearing, 600
operands, 4
inputting data, 4
output instructions
execution times, 623

## P

PC memory address
See also internal I/O memory address
precautions
general, xviii
safety, xviii
program capacity, 2
programming
creating step programs, 562
instruction execution times, 622
preparing data in data areas, 213
program capacity, 2
program errors, 9
use of TR Bits, 110
pulse outputs, 521
controlling, 521, 555

## R

radians
converting radians to degrees, 401, 444
range comparison, 193, 196
refreshing
differentiated refreshing instructions, 109
immediate refreshing instructions, 109
with $\operatorname{IORF}(097), 580$
resetting bits, 129
RS-232C port
receiving from RS-232C port, 587
transmitting from RS-232C port, 582

## S

safety precautions
See also precautions
searching instructions, 467
self-maintaining bits
using $\operatorname{KEEP}(011), 121$
sequence control instructions
execution times, 623
serial communications
description, 582
serial communications instructions
execution times, 636
setting bits, 129
signed binary data, 7
removing sign, 349
Single-precision Floating-point Input Comparison
Instructions, 421
special math instructions
execution times, 630
speed outputs, 537
square root
floating-point data, 413, 456
stack instructions, 467
execution times, 632
stack processing
execution times, 632
stacks
stack instructions, 467
step instructions
execution times, 634-635
step programs
creating, 562
subroutine instructions
execution times, 633
subroutines
execution times, 633
symbol math instructions
execution times, 628

## T

tasks
block programs within tasks, 609
task control instructions, 68
timers, 152
execution times, 624
tracing
flags and control bits, 598
trigonometric functions
arc cosine, 410, 452
arc sine, 408, 450
arc tangent, 412, 454
converting degrees to radians, 400,443
converting radians to degrees, 401, 444
cosine, 404, 447
sine, 403, 446
tangent, 406, 449

## U-W

unsigned binary data, 7

## Revision History

A manual revision code appears as a suffix to the catalog number on the front cover of the manual.
Cat. No. O013-E1-03
Revision code
The following table outlines the changes made to the manual during each revision. Page numbers refer to the previous version.

| Revision code | Date | Revised content |
| :---: | :---: | :--- |
| 01 | December 2005 | Original production |
| 02 | November 2006 | Information added and changed for the addition of functionality supported by <br> unit version 3.2 of the Coordinator Module and Motion Control Modules. |
| 03 | April 2008 | Page vii: Updated description for mounting CJ-series Units <br> Page vii: Added version upgrade table for version 3.2 to version 3.3. <br>  |
|  |  | Page 538: Added paragraph at bottom of page. <br> Page 545: Added a paragraph above operand specifications table. <br> Page 549: Changed T settings for Equal Flag in the table. <br> Page 55: Added paragraph above operand specifications table. <br> Page 553: Added information on version 3.3 or later above notes. <br> Page 556: Added a paragraph at bottom of page. |

## OMRON Corporation

Industrial Automation Company
Control Devices Division H.Q.
Motion Control Department
Shiokoji Horikawa, Shimogyo-ku,
Shiokoji Horikawa, Shim
Kyoto, 600-8530 Japan
Kyel: (81) 75-344-7173/Fax: (81) 7
2-2-1 Nishikusatsu, Kusatsu-shi,
Shiga, 525-0035 Japan
Tel: (81) 77-565-5223/Fax: (81) 77-565-5568
Regional Headquarters
OMRON EUROPE B.V.
Wegalaan 67-69-2132 JD Hoofddorp
The Netherlands
Tel: (31)2356-81-300/Fax: (31)2356-81-388

OMRON ELECTRONICS LLC
One Commerce Drive Schaumburg,
IL 60173-5302 U.S.A.
Tel: (1) 847-843-7900/Fax: (1) 847-843-7787
OMRON ASIA PACIFIC PTE. LTD.
No. 438A Alexandra Road \# 05-05/08 (Lobby 2), Alexandra Technopark, Singapore 119967 Tel: (65) 6835-3011/Fax: (65) 6835-2711

OMRON (CHINA) CO., LTD.
Room 2211, Bank of China Tower,
200 Yin Cheng Zhong Road,
PuDong New Area, Shanghai, 200120, China Tel: (86) 21-5037-2222/Fax: (86) 21-5037-2200

## Authorized Distributor:


[^0]:    1 Caution
    Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury, or property damage.

